The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Youngmin Hur: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Youngmin Hur, Stephen A. Szygenda
    Special purpose array processor for digital logic simulation. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1995, pp:297-302 [Conf]
  2. Youngmin Hur, Stephen A. Szygenda
    A Simulation Tool for Design Error Models Utilizing Error Compression and Sampling. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1996, pp:212-220 [Conf]
  3. Youngmin Hur, Saghir A. Shaikh, Silvian Goldenberg, D. Kacprzak, Stephen A. Szygenda
    Concurrent Fault and Design Error Simulation in Interactive Simulation Automation System. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1997, pp:168-176 [Conf]
  4. Youngmin Hur, Stephen A. Szygenda, E. Scott Fehr, Granville E. Ott, Sungho Kang
    Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation. [Citation Graph (0, 0)][DBLP]
    HPCA, 1995, pp:340-347 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002