The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Philip A. Wilsey: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Douglas R. Hickey, Philip A. Wilsey, Robert J. Hoekstra, Eric R. Keiter, Scott A. Hutchinson, Thomas V. Russo
    Mixed-Signal Simulation with the Simbus Backplane. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2006, pp:223-229 [Conf]
  2. Avinash C. Palaniswamy, Sandeep Aji, Philip A. Wilsey
    An efficient implementation of lazy reevaluation. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1992, pp:140-146 [Conf]
  3. Radharamanan Radhakrishnan, Timothy J. McBrayer, Krishnan Subramani, Malolan Chetlur, Vijay Balakrishnan, Philip A. Wilsey
    A Comparative Analysis of Various Time Warp Algorithms Implemented in the WARPED Simulation Kernel. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1996, pp:107-0 [Conf]
  4. Dale E. Martin, Philip A. Wilsey, Robert J. Hoekstra, Eric R. Keiter, Scott A. Hutchinson, Thomas V. Russo, Lon J. Waters
    Integrating Multiple Parallel Simulation Engines for Mix-Technogy Parallel Simulatio. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2002, pp:45-52 [Conf]
  5. Dale E. Martin, Philip A. Wilsey, Robert J. Hoekstra, Eric R. Keiter, Scott A. Hutchinson, Thomas V. Russo, Lon J. Waters
    Redesigning the WARPED Simulation Kernel for Analysis and Application Development. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2003, pp:216-223 [Conf]
  6. Dale E. Martin, Philip A. Wilsey, Robert J. Hoekstra, Eric R. Keiter, Scott A. Hutchinson, Thomas V. Russo, Lon J. Waters
    Scheduling Optimization on the Simbus Backplane. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2004, pp:231-237 [Conf]
  7. Raghunandan Rajan, Philip A. Wilsey
    Dynamically switching between lazy and aggressive cancellation in a Time Warp parallel simulator. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1995, pp:22-0 [Conf]
  8. Krishna Kumar Rangan, Philip A. Wilsey, Nilesh Pisolkar, Nael B. Abu-Ghazaleh
    PPIM-SIM: An Efficient Simulator for a Parallel Processor in Memory. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2001, pp:117-124 [Conf]
  9. Murali Rangarajan, John Penix, Perry Alexander, Philip A. Wilsey
    Gravity: An Object-Oriented Framework for Hardware/Software Tool Integration. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 1997, pp:24-30 [Conf]
  10. Dhananjai Madhava Rao, Philip A. Wilsey
    Modeling and Simulation of Active Networks. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2001, pp:177-184 [Conf]
  11. Dhananjai Madhava Rao, Philip A. Wilsey
    Accelerating Spatially Explicit Simulations of Spread of Lyme Disease. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2005, pp:251-258 [Conf]
  12. Malolan Chetlur, Philip A. Wilsey
    Working Set Based Scheduling in Time Warp Simulations. [Citation Graph (0, 0)][DBLP]
    Annual Simulation Symposium, 2007, pp:221-230 [Conf]
  13. Ross A. Bagley, Philip A. Wilsey, Nael B. Abu-Ghazaleh
    Composing Functional Unit Blocks for Efficient Interpretation of MIMD Code Sequences on SIMD Processors. [Citation Graph (0, 0)][DBLP]
    CONPAR, 1994, pp:616-627 [Conf]
  14. Radharamanan Radhakrishnan, Philip A. Wilsey
    Ruminations on the Implications of Multi-Resolution Modeling on DIS/HLA. [Citation Graph (0, 0)][DBLP]
    DIS-RT, 1999, pp:101-0 [Conf]
  15. Philip A. Wilsey
    Feedback Control in Time Warp Synchronized Parallel Simulators. [Citation Graph (0, 0)][DBLP]
    DIS-RT, 1997, pp:31-38 [Conf]
  16. Malolan Chetlur, Philip A. Wilsey
    Causality and Proactive Cancellation. [Citation Graph (0, 0)][DBLP]
    DS-RT, 2006, pp:193-200 [Conf]
  17. Nael B. Abu-Ghazaleh, Murali Rangarajan, Darryl D. Dieckman, Perry Alexander, Philip A. Wilsey
    ORBIT: An Environment for Component-Based Heterogeneous Design and Analysis. [Citation Graph (0, 0)][DBLP]
    ECBS, 1999, pp:122-128 [Conf]
  18. Sheetanshu L. Pandey, Kothanda R. Subramanian, Philip A. Wilsey
    A Semantic Model of VHDL for Validating Rewriting Algebras. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1996, pp:167-176 [Conf]
  19. Nael B. Abu-Ghazaleh, Philip A. Wilsey
    Shared Control - Supporting Control Parallelism Using a SIMD-like Architecture. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1998, pp:1089-1099 [Conf]
  20. Jörgen Dahl, Malolan Chetlur, Philip A. Wilsey
    Event List Management in Distributed Simulation. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2001, pp:466-475 [Conf]
  21. Girindra D. Sharma, Nael B. Abu-Ghazaleh, Umesh Kumar V. Rajasekaran, Philip A. Wilsey
    Optimizing Message Delivery in Asynchronous Distributed Applications. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1999, pp:1204-1208 [Conf]
  22. Balakrishnan Kannikeswaran, Radharamanan Radhakrishnan, Peter Frey, Perry Alexander, Philip A. Wilsey
    Formal Specification and Verification of the pGVT Algorithm. [Citation Graph (0, 0)][DBLP]
    FME, 1996, pp:405-424 [Conf]
  23. John Penix, Dale E. Martin, Peter Frey, Ramanan Radhakrishnan, Perry Alexander, Philip A. Wilsey
    Experiences in verifying parallel simulation algorithms. [Citation Graph (0, 0)][DBLP]
    FMSP, 1998, pp:16-23 [Conf]
  24. Peter J. Andersen, Philip A. Wilsey
    A Comparison of Alternative Extensions for Data Modeling in VHDL. [Citation Graph (0, 0)][DBLP]
    HICSS (3), 1998, pp:207-215 [Conf]
  25. Peter Frey, Radharamanan Radhakrishnan, Philip A. Wilsey, Perry Alexander, Harold W. Carter
    An Extensible Formal Framework for the Specification and Verification of an Optimistic Simulation Protocol. [Citation Graph (0, 0)][DBLP]
    HICSS, 1999, pp:- [Conf]
  26. Dale E. Martin, Timothy J. McBrayer, Philip A. Wilsey
    WARPED: Time Warp Simulation Kernel for Analysis and Application Development. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1996, pp:383-386 [Conf]
  27. Christopher H. Young, Philip A. Wilsey
    Optimistic Fossil Collection for Time Warp Simulation. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1996, pp:364-372 [Conf]
  28. Christopher H. Young, Nael B. Abu-Ghazaleh, Radharamanan Radhakrishnan, Philip A. Wilsey
    Performance Benefits of Optimism in Fossil Collection. [Citation Graph (0, 0)][DBLP]
    HICSS, 1999, pp:- [Conf]
  29. Debra A. Hensgen, Philip A. Wilsey
    MINITABS: Early Experiences with a New Paradigm for Programming SIMD Computers. [Citation Graph (0, 0)][DBLP]
    ICDCS, 1992, pp:110-117 [Conf]
  30. Peter Frey, Harold W. Carter, Philip A. Wilsey
    Parallel Synchronization of Continuous Time Discrete Event Simulators. [Citation Graph (0, 0)][DBLP]
    ICPP, 1997, pp:227-0 [Conf]
  31. Lantz Moore, Debra A. Hensgen, David Charley, Venkatram Krishnaswamy, Dale E. Martin, Timothy J. McBrayer, Philip A. Wilsey
    graze: A Tool for Performance Visualization and Analysis. [Citation Graph (0, 0)][DBLP]
    ICPP (2), 1995, pp:135-138 [Conf]
  32. Krishna Kumar Rangan, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    A Distributed Multiple-SIMD Intelligent Memory. [Citation Graph (0, 0)][DBLP]
    ICPP, 2001, pp:507-516 [Conf]
  33. Radharamanan Radhakrishnan, Nael B. Abu-Ghazaleh, Malolan Chetlur, Philip A. Wilsey
    On-line Configuration of a Time Warp Parallel Discrete Event Simulator. [Citation Graph (0, 0)][DBLP]
    ICPP, 1998, pp:28-0 [Conf]
  34. Nael B. Abu-Ghazaleh, Xianzhi Fan, Philip A. Wilsey, Debra A. Hensgen
    Variable Instruction Issue for Efficient MIMD Interpretation on SIMD Machines. [Citation Graph (0, 0)][DBLP]
    IPPS, 1994, pp:304-310 [Conf]
  35. Nael B. Abu-Ghazaleh, Philip A. Wilsey
    On the Structure of Concurrent Interpreters. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  36. Victoria Chernyakhovsky, Peter Frey, Radharamanan Radhakrishnan, Philip A. Wilsey, Perry Alexander, Harold W. Carter
    A Formal Framework for Specifying and Verifying Time Warp Optimizations. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:1228-1242 [Conf]
  37. Timothy J. McBrayer, Philip A. Wilsey
    Process combination to increase event granularity in parallel logic simulation. [Citation Graph (0, 0)][DBLP]
    IPPS, 1995, pp:572-578 [Conf]
  38. Krishna Kumar Rangan, Nilesh Pisolkar, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    Architectural Support for Data-intensive Applications. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2001, pp:194- [Conf]
  39. Radharamanan Radhakrishnan, Lantz Moore, Philip A. Wilsey
    External Adjustment of Runtime Parameters in Time Warp Synchronized Parallel Simulators. [Citation Graph (0, 0)][DBLP]
    IPPS, 1997, pp:260-266 [Conf]
  40. Dhananjai Madhava Rao, Harold W. Carter, Philip A. Wilsey
    Optimizing Costs of Web-based Modeling and Simulation. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2001, pp:171- [Conf]
  41. Umesh Kumar V. Rajasekaran, Malolan Chetlur, Philip A. Wilsey
    Adressing Comminication Latency Issues on Clusters for Fine Grained Asynchronous Applications - A Case Study. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:1145-1162 [Conf]
  42. Swaminathan Subramanian, Dhananjai Madhava Rao, Philip A. Wilsey
    Study of a Multilevel Approach to Partitioning for Parallel Logic Simulation. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2000, pp:833-0 [Conf]
  43. Narayanan V. Thondugulam, Dhananjai Madhava Rao, Radharamanan Radhakrishnan, Philip A. Wilsey
    Relaxing Causal Constraints in PDES. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP, 1999, pp:696-700 [Conf]
  44. Philip A. Wilsey, J. W. Baker
    Workshop Introduction. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  45. Philip A. Wilsey, Debra A. Hensgen
    Exploiting SIMD Computers for General Purpose Computation. [Citation Graph (0, 0)][DBLP]
    IPPS, 1992, pp:675-679 [Conf]
  46. Radharamanan Radhakrishnan, Dale E. Martin, Malolan Chetlur, Dhananjai Madhava Rao, Philip A. Wilsey
    An Object-Oriented Time Warp Simulation Kernel. [Citation Graph (0, 0)][DBLP]
    ISCOPE, 1998, pp:13-23 [Conf]
  47. Dhananjai Madhava Rao, Philip A. Wilsey
    An Object-Oriented Framework for Parallel Simulation of Ultra-large Communication Networks. [Citation Graph (0, 0)][DBLP]
    ISCOPE, 1999, pp:37-48 [Conf]
  48. Peter J. Ashenden, Philip A. Wilsey
    Extensions to VHDL for Abstraction of Concurrency and Communication. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1998, pp:301-308 [Conf]
  49. Sidharta Mohanty, Venkatram Krishnaswamy, Philip A. Wilsey
    System Modeling, Performance Analysis, and Evolutionary Prototyping with Hardware Description Languages. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1995, pp:312-318 [Conf]
  50. Dhananjai Madhava Rao, Philip A. Wilsey
    Parallel Co-Simulation of Conventional and Active Networks. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 2000, pp:291-298 [Conf]
  51. Dhananjai Madhava Rao, Philip A. Wilsey
    Multi-Resolution Network Simulations Using Dynamic Component Substitution. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 2001, pp:142-149 [Conf]
  52. Dhananjai Madhava Rao, Philip A. Wilsey
    Simulation of Ultra-Large Communication Networks. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1999, pp:112-119 [Conf]
  53. Malolan Chetlur, Nael B. Abu-Ghazaleh, Radharamanan Radhakrishnan, Philip A. Wilsey
    Optimizing Communication in Time-Warp Simulators. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1998, pp:64-71 [Conf]
  54. Malolan Chetlur, Philip A. Wilsey
    Causality representation and cancellation mechanism in time warp simulations. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 2001, pp:165-172 [Conf]
  55. Christopher H. Young, Radharamanan Radhakrishnan, Philip A. Wilsey
    Optimism: Not Just for Event Execution Anymore. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1999, pp:136-143 [Conf]
  56. Radharamanan Radhakrishnan, Philip A. Wilsey
    Software control systems for parallel simulation. [Citation Graph (0, 0)][DBLP]
    PADS, 2002, pp:135-142 [Conf]
  57. Dhananjai Madhava Rao, Philip A. Wilsey
    Predicting Performance of Resolution Changes in Parallel Simulations. [Citation Graph (0, 0)][DBLP]
    PADS, 2006, pp:45-54 [Conf]
  58. Girindra D. Sharma, Radharamanan Radhakrishnan, Umesh Kumar V. Rajasekaran, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    Time Warp Simulation on Clumps. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1999, pp:174-181 [Conf]
  59. Karthik Swaminathan, Radharamanan Radhakrishnan, Philip A. Wilsey, Perry Alexander
    Large Scale Active Networks Simulation. [Citation Graph (0, 0)][DBLP]
    PARA, 1998, pp:537-542 [Conf]
  60. Chris Fearing, Douglas R. Hickey, Philip A. Wilsey, K. Tombo
    Performance Issues in the Implementation of the M-VIA Communication Software. [Citation Graph (0, 0)][DBLP]
    PARCO, 2003, pp:509-516 [Conf]
  61. Malolan Chetlur, Girindra D. Sharma, Nael B. Abu-Ghazaleh, Umesh Kumar V. Rajasekaran, Philip A. Wilsey
    An Active Layer Extension to MPI. [Citation Graph (0, 0)][DBLP]
    PVM/MPI, 1998, pp:97-104 [Conf]
  62. Michael B. Feldman, Mary Armstrong, Richard Conn, Philip A. Wilsey
    Ada sources for computer science educators (panel session). [Citation Graph (0, 0)][DBLP]
    SIGCSE, 1990, pp:263- [Conf]
  63. Philip A. Wilsey, Timothy J. McBrayer, David Sims
    Towards a Formal Model of VLSI Systems Compativle with VHDL. [Citation Graph (0, 0)][DBLP]
    VLSI, 1991, pp:225-236 [Conf]
  64. Avinash C. Palaniswamy, Philip A. Wilsey
    Adaptive checkpoint intervals in an optimistically synchronised parallel digital system simulator. [Citation Graph (0, 0)][DBLP]
    VLSI, 1993, pp:353-362 [Conf]
  65. Christopher H. Young, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    OFC: A Distributed Fossil-Collection Algorithm for Time-Warp. [Citation Graph (0, 0)][DBLP]
    DISC, 1998, pp:408-418 [Conf]
  66. Vijay Balakrishnan, Peter Frey, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    A Framework for Performance Analysis of Parallel Discrete Event Simulators. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1997, pp:429-436 [Conf]
  67. Avinash C. Palaniswamy, Philip A. Wilsey
    Scheduling time warp processes using adaptive control techniques. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1994, pp:731-738 [Conf]
  68. Dhananjai Madhava Rao, Narayanan V. Thondugulam, Radharamanan Radhakrishnan, Philip A. Wilsey
    Unsynchronized Parallel Discrete Event Simulation. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1998, pp:1563-1570 [Conf]
  69. Dhananjai Madhava Rao, Philip A. Wilsey
    Dynamic component substitution in web-based simulation. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 2000, pp:1840-1848 [Conf]
  70. Dhananjai Madhava Rao, Philip A. Wilsey
    Web-based simulation 2: performance prediction of dynamic component substitutions. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 2002, pp:816-824 [Conf]
  71. Philip A. Wilsey
    Web-based analysis and distributed IP. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1999, pp:1445-1453 [Conf]
  72. Dhananjai Madhava Rao, Philip A. Wilsey
    Applying parallel, dynamic-resolution simulations to accelerate VLSI power estimation. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 2006, pp:694-702 [Conf]
  73. Malolan Chetlur, Philip A. Wilsey
    Causality information and fossil collection in timewarp simulations. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 2006, pp:987-994 [Conf]
  74. Nael B. Abu-Ghazaleh, Philip A. Wilsey
    Managing control asynchrony on SIMD machines - A survey. [Citation Graph (0, 0)][DBLP]
    Advances in Computers, 1999, v:49, n:, pp:240-303 [Journal]
  75. Nael B. Abu-Ghazaleh, Philip A. Wilsey
    Variable Instruction Scheduling for MIMD Interpretation on Pipelined SIMD Machines and for Compositional Instruction Sets. [Citation Graph (0, 0)][DBLP]
    Concurrency - Practice and Experience, 1997, v:9, n:1, pp:21-39 [Journal]
  76. Peter J. Ashenden, Philip A. Wilsey
    Protected Shared Variables in VHDL: IEEE Standard 1076a. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:4, pp:74-83 [Journal]
  77. Peter J. Ashenden, Philip A. Wilsey, Dale E. Martin
    SUAVE: Extending VHDL to Improve Data Modeling Support. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1998, v:15, n:2, pp:34-44 [Journal]
  78. Christopher H. Young, Philip A. Wilsey
    A Distributed Method to Bound Rollback Lengths for Fossil Collection in Time Warp Simulators. [Citation Graph (0, 0)][DBLP]
    Inf. Process. Lett., 1996, v:59, n:4, pp:191-196 [Journal]
  79. Nael B. Abu-Ghazaleh, Philip A. Wilsey
    The Shared Control Parallel Architecture Model. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 2001, v:61, n:6, pp:767-783 [Journal]
  80. Nael B. Abu-Ghazaleh, Philip A. Wilsey
    Models for Control Unit Synchronization on Shared Control Architectures. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1998, v:52, n:1, pp:69-81 [Journal]
  81. Xianzhi Fan, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    On the Complexity of Scheduling MIMD Operations for SIMD Interpreation. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1995, v:29, n:1, pp:91-95 [Journal]
  82. Dale E. Martin, Radharamanan Radhakrishnan, Dhananjai Madhava Rao, Malolan Chetlur, Krishnan Subramani, Philip A. Wilsey
    Analysis and Simulation of Mixed-Technology VLSI Systems. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 2002, v:62, n:3, pp:468-493 [Journal]
  83. Avinash C. Palaniswamy, Philip A. Wilsey
    Parameterized Time Warp (PTW): An Integrated Adaptive Solution to Optimistic PDES. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1996, v:37, n:2, pp:134-145 [Journal]
  84. Dhananjai Madhava Rao, Philip A. Wilsey
    An ultra-large-scale simulation framework. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 2002, v:62, n:11, pp:1670-1693 [Journal]
  85. Vijay Balakrishnan, Radharamanan Radhakrishnan, Dhananjai Madhava Rao, Nael B. Abu-Ghazaleh, Philip A. Wilsey
    A performance and scalability analysis framework for parallel discrete event simulators. [Citation Graph (0, 0)][DBLP]
    Simul. Pr. Theory, 2001, v:8, n:8, pp:529-553 [Journal]
  86. Sheetanshu L. Pandey, Kothanda Umamageswaran, Philip A. Wilsey
    VHDL semantics and validating transformations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:7, pp:936-955 [Journal]
  87. Philip A. Wilsey, Subrata Dasgupta
    A formal model of computer architectures for digital system design environments. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:5, pp:473-486 [Journal]
  88. Dhananjai Madhava Rao, Radharamanan Radhakrishnan, Philip A. Wilsey
    Web-based network analysis and design. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 2000, v:10, n:1, pp:18-38 [Journal]
  89. Nael B. Abu-Ghazaleh, Philip A. Wilsey, Xianzhi Fan, Debra A. Hensgen
    Synthesizing Variable Instruction Issue Interpreters for Implementing Functional Parallelism on SIMD Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 1997, v:8, n:4, pp:412-423 [Journal]
  90. Peter Frey, Radharamanan Radhakrishnan, Harold W. Carter, Philip A. Wilsey, Perry Alexander
    A Formal Specification and Verification Framework for Time Warp-Based Parallel Simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 2002, v:28, n:1, pp:58-78 [Journal]

  91. The Use of Device Simulation in Development of USB Storage Devices. [Citation Graph (, )][DBLP]


  92. System modeling, hardware-software codesign, and mixed modeling with hardware description language. [Citation Graph (, )][DBLP]


  93. Threaded Dynamic Memory Management in Many-Core Processors. [Citation Graph (, )][DBLP]


  94. Causality information and proactive cancellation mechanisms. [Citation Graph (, )][DBLP]


Search in 0.006secs, Finished in 0.009secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002