The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Darius Grabowski: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Darius Grabowski, Daniel Platte, Lars Hedrich, Erich Barke
    Time Constrained Verification of Analog Circuits using Model-Checking Algorithms. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:37-52 [Journal]
  2. D. Grabowski, C. Grimm, E. Barke
    Semi-symbolic modeling and simulation of circuits and systems. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  3. Analog circuit simulation using range arithmetics. [Citation Graph (, )][DBLP]


  4. Formal approaches to analog circuit verification. [Citation Graph (, )][DBLP]


  5. Range Arithmetics to Speed up Reachability Analysis of Analog Systems. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002