The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

C. Leonard Berman: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. John A. Darringer, William H. Joyner Jr., C. Leonard Berman, Louise Trevillyan
    Logic Synthesis Through Local Transformations. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1981, v:25, n:4, pp:272-280 [Journal]
  2. Louise Trevillyan, William H. Joyner Jr., C. Leonard Berman
    Global Flow Analysis in Automatic Logic Design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:1, pp:77-81 [Journal]
  3. C. Leonard Berman
    Circuit width, register allocation, and ordered binary decision diagrams. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:8, pp:1059-1066 [Journal]
  4. C. Leonard Berman, Louise Trevillyan
    Global flow optimization in automatic logic design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:5, pp:557-564 [Journal]
  5. Ravi Nair, C. Leonard Berman, Peter S. Hauge, Ellen J. Yoffa
    Generation of performance constraints for layout. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:8, pp:860-874 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002