The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Richard E. Matick: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Richard E. Matick
    Comparison of analytic performance models using closed mean-value analysis versus open-queuing theory for estimating cycles per instruction of memory hierarchies. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2003, v:47, n:4, pp:495-517 [Journal]
  2. Richard E. Matick, Thomas J. Heller, Michael Ignatowski
    Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hierarchy using miss rates and queuing theory. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2001, v:45, n:6, pp:819-842 [Journal]
  3. Richard E. Matick, Daniel T. Ling, Satish Gupta, Frederick Dill
    All Points Addressable Raster Display Memory. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:4, pp:379-392 [Journal]
  4. Richard E. Matick, Robert Mao, Samuel Ray
    Architecture, Design, and Operating Characteristics of a 12-ns CMOS Functional Cache Chip. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1989, v:33, n:5, pp:524-539 [Journal]
  5. Richard E. Matick, Stanley Schuster
    Logic-based eDRAM: Origins and rationale for use. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2005, v:49, n:1, pp:145-166 [Journal]
  6. Richard E. Matick
    Impact of Memory Systems on Computer Architecture and System Organization. [Citation Graph (0, 0)][DBLP]
    IBM Systems Journal, 1986, v:25, n:3/4, pp:274-305 [Journal]
  7. Richard E. Matick, Daniel T. Ling
    Architecture Implications in the Design of Microprocessors. [Citation Graph (0, 0)][DBLP]
    IBM Systems Journal, 1984, v:23, n:3, pp:264-280 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002