The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Anu Gupta: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Anu Gupta, Bipin Kulkarni
    Automation of clock distribution network design for digital integrated circuits using divide and conquer technique. [Citation Graph (0, 0)][DBLP]
    Integration, 2006, v:39, n:4, pp:407-419 [Journal]

  2. An Empirical Investigation of Defect Management in Free/Open Source Software Projects. [Citation Graph (, )][DBLP]


  3. Design of a High Performance, Low Power, Fully Differential Telescopic Cascode Amplifier using Common-Mode Feedback Circuit. [Citation Graph (, )][DBLP]


  4. A Novel Dynamic Current Boosting Technique for Enhancement of Settling Time and Elimination of Slewing of CMOS Amplifiers. [Citation Graph (, )][DBLP]


  5. Improved Implementation of CRL and SCRL Gates for Ultra Low Power. [Citation Graph (, )][DBLP]


Search in 0.012secs, Finished in 0.012secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002