Anu Gupta, Bipin Kulkarni Automation of clock distribution network design for digital integrated circuits using divide and conquer technique. [Citation Graph (0, 0)][DBLP] Integration, 2006, v:39, n:4, pp:407-419 [Journal]
Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP