S. C. Smith Development of a large word-width high-speed asynchronous multiply and accumulate unit. [Citation Graph (0, 0)][DBLP] Integration, 2005, v:39, n:1, pp:12-28 [Journal]
S. C. Smith Speedup of NULL convention digital circuits using NULL cycle reduction. [Citation Graph (0, 0)][DBLP] Journal of Systems Architecture, 2006, v:52, n:7, pp:411-422 [Journal]