The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Toshiaki Kitamura: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hideyuki Kawabata, Mutsumi Suzuki, Toshiaki Kitamura
    A MATLAB-Based Code Generator for Sparse Matrix Computations. [Citation Graph (0, 0)][DBLP]
    APLAS, 2004, pp:280-295 [Conf]
  2. Yasuhiko Nakashima, Toshiaki Kitamura, Hideo Tamura, Masaaki Takiuchi, Ken'ichi Miura
    Scalar Processor of the VPP500 Parallel Supercomputer. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1995, pp:348-356 [Conf]
  3. Kiyoshi Shibayama, Shinji Tomita, Hiroshi Hagiwara, Katsuhiro Yamazaki, Toshiaki Kitamura
    Performance Evaluation and Improvement of a Dynamically Microprogrammable Computer with Low-Level Parallelism. [Citation Graph (0, 0)][DBLP]
    IFIP Congress, 1980, pp:181-186 [Conf]
  4. Shinji Tomita, Kiyoshi Shibayama, Toshiaki Kitamura, Toshiyuki Nakata, Hiroshi Hagiwara
    A User-Microprogrammable, Local Host Computer With Low-Level Parallelism [Citation Graph (0, 0)][DBLP]
    ISCA, 1983, pp:151-157 [Conf]
  5. Masahiro Goshima, Kengo Nishino, Toshiaki Kitamura, Yasuhiko Nakashima, Shinji Tomita, Shin-ichiro Mori
    A high-speed dynamic instruction scheduling scheme for superscalar processors. [Citation Graph (0, 0)][DBLP]
    MICRO, 2001, pp:225-236 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002