Search the dblp DataBase

Publications of Author

1. Pao-Ann Hsiung, Shang-Wei Lin
   Formal Design and Verification of Real-Time Embedded Software. [Citation Graph (0, 0)][DBLP]
   APLAS, 2004, pp:382-397 [Conf]
   
2. Pao-Ann Hsiung, Shang-Wei Lin, Yean-Ru Chen, Chun-Hsian Huang, Jia-Jen Yeh, Hong-Yu Sun, Chao-Sheng Lin, Hsiao-Win Liao
   Model Checking Timed Systems with Urgencies. [Citation Graph (0, 0)][DBLP]
   ATVA, 2006, pp:67-81 [Conf]
   
3. Shang-Wei Lin, Pao-Ann Hsiung, Chun-Hsian Huang, Yean-Ru Chen
   Model Checking Prioritized Timed Automata. [Citation Graph (0, 0)][DBLP]
   ATVA, 2005, pp:370-384 [Conf]
   
4. Pao-Ann Hsiung, Shang-Wei Lin
   Automatic Synthesis and Verification of Real-Time Embedded Software. [Citation Graph (0, 0)][DBLP]
   EUC, 2004, pp:12-21 [Conf]
   
5. Pao-Ann Hsiung, Shang-Wei Lin
   Model Checking Timed Systems with Priorities. [Citation Graph (0, 0)][DBLP]
   RTCSA, 2005, pp:539-544 [Conf]
   
6. Pao-Ann Hsiung, Shang-Wei Lin, Chih-Hao Tseng, Trong-Yen Lee, Jih-Ming Fu, Win-Bin See
   VERTAF: An Application Framework for the Design and Verification of Embedded Real-Time Software. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Software Eng., 2004, v:30, n:10, pp:656-674 [Journal]
   
7. 
   Real-Time Embedded Software Design for Mobile and Ubiquitous Systems. [Citation Graph (, )][DBLP]
   
   
8. 
   VERTAF/Multi-Core: A SysML-Based Application Framework for Multi-Core Embedded Software Development. [Citation Graph (, )][DBLP]
   
   
9. 
   From ISA to application design via RTOS— a course design framework for embedded software. [Citation Graph (, )][DBLP]
   
   
10. 
    Automatic synthesis and verification of real-time embedded software for mobile and ubiquitous systems. [Citation Graph (, )][DBLP]