|
Search the dblp DataBase
Marco A. Peña:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Enric Pastor, Jordi Cortadella, Marco A. Peña
Structural Methods to Improve the Symbolic Analysis of Petri Nets. [Citation Graph (0, 0)][DBLP] ICATPN, 1999, pp:26-45 [Conf]
- Marco A. Peña, Jordi Cortadella, Enric Pastor, Alex Kondratyev
Formal Verification of Safety Properties in Timed Circuits. [Citation Graph (0, 0)][DBLP] ASYNC, 2000, pp:2-11 [Conf]
- Alexei L. Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella, Luciano Lavagno
Partial order based approach to synthesis of speed-independent circuits. [Citation Graph (0, 0)][DBLP] ASYNC, 1997, pp:254-0 [Conf]
- Enric Pastor, Marco A. Peña, Marc Solé
TRANSYT: A Tool for the Verification of Asynchronous Concurrent Systems. [Citation Graph (0, 0)][DBLP] CAV, 2005, pp:424-428 [Conf]
- Enric Pastor, Marco A. Peña
Efficient Hybrid Reachability Analysis for Asynchronous Concurrent Systems. [Citation Graph (0, 0)][DBLP] CHARME, 2003, pp:378-393 [Conf]
- Oriol Roig, Jordi Cortadella, Marco A. Peña, Enric Pastor
Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits. [Citation Graph (0, 0)][DBLP] DAC, 1997, pp:620-625 [Conf]
- Alexei L. Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella
Synthesis of Speed-Independent Circuits from STG-Unfolding Segment. [Citation Graph (0, 0)][DBLP] DAC, 1997, pp:16-21 [Conf]
- Enric Pastor, Marco A. Peña
Combining Simulation and Guided Traversal for the Verification of Concurrent Systems. [Citation Graph (0, 0)][DBLP] DATE, 2003, pp:11158-11159 [Conf]
- Marco A. Peña, Jordi Cortadella, Alexander B. Smirnov, Enric Pastor
A Case Study for the Verification of Complex Timed Circuits: IPCMOS. [Citation Graph (0, 0)][DBLP] DATE, 2002, pp:44-53 [Conf]
Search in 0.001secs, Finished in 0.002secs
|