The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mokhtar Aboelaze: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mokhtar Aboelaze
    A New Hierarchical Small-Node Degree Interconnection Network. [Citation Graph (0, 0)][DBLP]
    Applied Informatics, 1999, pp:548-550 [Conf]
  2. Mokhtar Aboelaze, De-Lei Lee, Benjamin W. Wah
    A programmable VLSI array with constant I/O pins. [Citation Graph (0, 0)][DBLP]
    Algorithms and Parallel VLSI Architectures, 1991, pp:205-210 [Conf]
  3. Ayman Elnaggar, Mokhtar Aboelaze
    Reducing Memory References for FFT Calculation. [Citation Graph (0, 0)][DBLP]
    CDES, 2006, pp:141-145 [Conf]
  4. Mokhtar Aboelaze, Catherine E. Houstis
    Delay Analysis of the N-Cube Network. [Citation Graph (0, 0)][DBLP]
    Great Lakes Computer Science Conference, 1989, pp:139-146 [Conf]
  5. Mokhtar Aboelaze, Adel Ben Mnaouer, Ayman Elnaggar
    Dynamic Cell Allocation to Input Queues in a Combined I/O Buffered ATM Switch. [Citation Graph (0, 0)][DBLP]
    International Conference on Internet Computing (1), 2001, pp:521-527 [Conf]
  6. Catherine E. Houstis, Mokhtar Aboelaze
    The Mapping of Applications to Multiple Bus and Banyan Interconnected Multiprocessor Systems: A Case Study. [Citation Graph (0, 0)][DBLP]
    ICS, 1987, pp:514-543 [Conf]
  7. Mokhtar Aboelaze, Ayman Elnaggar
    Performance Evaluation of a Call Admission Control Protocol for Cellular Networks. [Citation Graph (0, 0)][DBLP]
    International Conference on Wireless Networks, 2004, pp:505-508 [Conf]
  8. Chong Gao, Mokhtar Aboelaze
    Dynamic Channel Adaptive MAC with Frame Length Prediction (DCAM/FLP). [Citation Graph (0, 0)][DBLP]
    International Conference on Wireless Networks, 2003, pp:451-457 [Conf]
  9. Mokhtar Aboelaze
    Multi-level Hypercube Network. [Citation Graph (0, 0)][DBLP]
    IPPS, 1991, pp:475-480 [Conf]
  10. Mokhtar Aboelaze, De-Lei Lee, Benjamin W. Wah
    Two-dimensional digital filtering using constant-I/O systolic arrays. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:255-258 [Conf]
  11. Ayman Elnaggar, Mokhtar Aboelaze
    A new recursive formulation for 2-D WHT. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2003, pp:484-487 [Conf]
  12. Mokhtar Aboelaze, Ayman Elnaggar
    The Performance of Ethernet under a Combined Data/Real-Time Traffic. [Citation Graph (0, 0)][DBLP]
    LCN, 2000, pp:349-0 [Conf]
  13. Milenko Petrovic, Mokhtar Aboelaze
    Improving TCP/IP Performance over Wireless IEEE 802.11 Link [Citation Graph (0, 0)][DBLP]
    CoRR, 2003, v:0, n:, pp:- [Journal]
  14. Milenko Petrovic, Mokhtar Aboelaze
    Performance of TCP/UDP under Ad Hoc IEEE802.11 [Citation Graph (0, 0)][DBLP]
    CoRR, 2003, v:0, n:, pp:- [Journal]
  15. Mokhtar Aboelaze, Benjamin W. Wah
    Complexities of layouts in three-dimensional VLSI circuits. [Citation Graph (0, 0)][DBLP]
    Inf. Sci., 1991, v:55, n:1-3, pp:167-188 [Journal]
  16. Mokhtar Aboelaze, Benjamin W. Wah
    A Processor Array with Bounded I/O Ports for Computing Transitive Closures. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1995, v:29, n:1, pp:84-90 [Journal]
  17. Catherine E. Houstis, Mokhtar Aboelaze
    A Comparative Performace Analysis of Mapping Application to Parallel Mutliprocessor Systems: A Case Study. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1991, v:13, n:1, pp:17-29 [Journal]
  18. Benjamin W. Wah, Mokhtar Aboelaze, Weijia Shang
    Systematic Designs of Buffers in Macropipelines of Systolic Arrays. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1988, v:5, n:1, pp:1-25 [Journal]
  19. Mokhtar Aboelaze
    MLH: A hierarchical hypercube network. [Citation Graph (0, 0)][DBLP]
    Networks, 1996, v:28, n:3, pp:157-165 [Journal]
  20. Mokhtar Aboelaze, De-Lei Lee
    A Method for Data Allocation and Manipulation in Hypercube Computers. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1993, v:19, n:5, pp:497-510 [Journal]
  21. Kashif Ali, Mokhtar Aboelaze, Suprakash Datta
    Modified Hotspot Cache Architecture: A Low Energy Fast Cache for Embedded Processors. [Citation Graph (0, 0)][DBLP]
    ICSAMOS, 2006, pp:35-42 [Conf]

  22. Low Energy I-Cache for Embedded Processors. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002