The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jacques Julliand: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Marie-Christine Eglin-Leclerc, Jacques Julliand
    Compilation of Equational System into Communicating Processes. [Citation Graph (0, 0)][DBLP]
    Applied Informatics, 1994, pp:348-0 [Conf]
  2. Jacques Julliand, Bruno Legeard, Thierry Machicoane, Benoit Parreaux, Bruno Tatibouët
    Specification of an Integrated Circuit Card Protocol Application Using the B Method and Linear Temporal Logic. [Citation Graph (0, 0)][DBLP]
    B, 1998, pp:273-292 [Conf]
  3. Marie-Christine Eglin-Leclerc, Jacques Julliand, Guy-René Perrin
    How to Compile Systems of Recurrence Equations into Networks of Communicating Processes. [Citation Graph (0, 0)][DBLP]
    CONPAR, 1992, pp:795-796 [Conf]
  4. Jacques Julliand, Guy-René Perrin
    Design and development of concurrent programs. [Citation Graph (0, 0)][DBLP]
    CONPAR, 1981, pp:464-479 [Conf]
  5. Françoise Bellegarde, Jacques Julliand, Olga Kouchnarenko
    Ready-Simulation Is Not Ready to Express a Modular Refinement Relation. [Citation Graph (0, 0)][DBLP]
    FASE, 2000, pp:266-283 [Conf]
  6. Fabrice Bouquet, Frédéric Dadeau, Julien Groslambert, Jacques Julliand
    Safety Property Driven Test Generation from. [Citation Graph (0, 0)][DBLP]
    FATES/RV, 2006, pp:225-239 [Conf]
  7. Françoise Bellegarde, Christophe Darlot, Jacques Julliand, Olga Kouchnarenko
    Reformulation: A Way to Combine Dynamic Properties and B Refinement. [Citation Graph (0, 0)][DBLP]
    FME, 2001, pp:2-19 [Conf]
  8. R. Bigeard, M. Devel, Jacques Julliand
    Parallelization of an Algorithm Used to Simulate Atomic Force Microscope Images. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1997, pp:175-189 [Conf]
  9. Jacques Julliand, Guy-René Perrin
    Asynchronous Functional Parallel Programs. [Citation Graph (0, 0)][DBLP]
    ICCI, 1990, pp:356-365 [Conf]
  10. Pierre-Alain Masson, Hassan Mountassir, Jacques Julliand
    Modular Verification for a Class of PLTL Properties. [Citation Graph (0, 0)][DBLP]
    IFM, 2000, pp:398-419 [Conf]
  11. Jacques Julliand, Pierre-Alain Masson, Hassan Mountassir
    Modular Verification of Dynamic Properties for Reactive Systems. [Citation Graph (0, 0)][DBLP]
    IFM, 1999, pp:89-108 [Conf]
  12. Françoise Bellegarde, Samir Chouali, Jacques Julliand
    Refinemant verification of fair transition systems can contribute to PLTL model checking. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2005, pp:166-175 [Conf]
  13. Jacques Julliand, B. Markhoff
    Functional Programming on MIMD. [Citation Graph (0, 0)][DBLP]
    Parallel and Distributed Computing and Systems, 1995, pp:525-528 [Conf]
  14. Christophe Darlot, Jacques Julliand, Olga Kouchnarenko
    Refinement Preserves PLTL Properties. [Citation Graph (0, 0)][DBLP]
    ZB, 2003, pp:408-420 [Conf]
  15. Françoise Bellegarde, Samir Chouali, Jacques Julliand
    Verification of Dynamic Constraints for B Event Systems under Fairness Assumptions. [Citation Graph (0, 0)][DBLP]
    ZB, 2002, pp:477-496 [Conf]
  16. Françoise Bellegarde, Christophe Darlot, Jacques Julliand, Olga Kouchnarenko
    Reformulate Dynamic Properties during B Refinement and Forget Variants and Loop Invariants. [Citation Graph (0, 0)][DBLP]
    ZB, 2000, pp:230-249 [Conf]
  17. Françoise Bellegarde, Jacques Julliand, Olga Kouchnarenko
    Synchronized Parallel Composition of Event Systems in B. [Citation Graph (0, 0)][DBLP]
    ZB, 2002, pp:436-457 [Conf]
  18. Françoise Bellegarde, Jacques Julliand, Hassan Mountassir, Emilie Oudot
    On the Contribution of a tau. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:160, n:, pp:97-111 [Journal]
  19. Samir Chouali, Jacques Julliand, Pierre-Alain Masson, Françoise Bellegarde
    PLTL-partitioned model checking for reactive systems under fairness assumptions. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2005, v:4, n:2, pp:267-301 [Journal]
  20. Jacques Julliand, Hassan Mountassir, Emilie Oudot
    VeSTA: A Tool to Verify the Correct Integration of a Component in a Composite Timed System. [Citation Graph (0, 0)][DBLP]
    ICFEM, 2007, pp:116-135 [Conf]
  21. Samir Chouali, Jacques Julliand, Pierre-Alain Masson, Françoise Bellegarde
    PLTL Partitioned Model Checking for Reactive Systems under Fairness Assumptions [Citation Graph (0, 0)][DBLP]
    CoRR, 2006, v:0, n:, pp:- [Journal]

  22. Generating Tests from B Specifications and Test Purposes. [Citation Graph (, )][DBLP]


  23. B Model Abstraction Combining Syntactic and Semantic Methods. [Citation Graph (, )][DBLP]


  24. Generating Security Tests in Addition to Functional Tests. [Citation Graph (, )][DBLP]


  25. Preservation of timed properties during an incremental development by components. [Citation Graph (, )][DBLP]


  26. Combining Static Analysis and Test Generation for C Program Debugging. [Citation Graph (, )][DBLP]


  27. Syntactic Abstraction of B Models to Generate Tests. [Citation Graph (, )][DBLP]


  28. Automatic generation of model based tests for a class of security properties. [Citation Graph (, )][DBLP]


  29. Syntactic Abstraction of B Models to Generate Tests [Citation Graph (, )][DBLP]


Search in 0.235secs, Finished in 0.236secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002