|
Search the dblp DataBase
Jacques Julliand:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Marie-Christine Eglin-Leclerc, Jacques Julliand
Compilation of Equational System into Communicating Processes. [Citation Graph (0, 0)][DBLP] Applied Informatics, 1994, pp:348-0 [Conf]
- Jacques Julliand, Bruno Legeard, Thierry Machicoane, Benoit Parreaux, Bruno Tatibouët
Specification of an Integrated Circuit Card Protocol Application Using the B Method and Linear Temporal Logic. [Citation Graph (0, 0)][DBLP] B, 1998, pp:273-292 [Conf]
- Marie-Christine Eglin-Leclerc, Jacques Julliand, Guy-René Perrin
How to Compile Systems of Recurrence Equations into Networks of Communicating Processes. [Citation Graph (0, 0)][DBLP] CONPAR, 1992, pp:795-796 [Conf]
- Jacques Julliand, Guy-René Perrin
Design and development of concurrent programs. [Citation Graph (0, 0)][DBLP] CONPAR, 1981, pp:464-479 [Conf]
- Françoise Bellegarde, Jacques Julliand, Olga Kouchnarenko
Ready-Simulation Is Not Ready to Express a Modular Refinement Relation. [Citation Graph (0, 0)][DBLP] FASE, 2000, pp:266-283 [Conf]
- Fabrice Bouquet, Frédéric Dadeau, Julien Groslambert, Jacques Julliand
Safety Property Driven Test Generation from. [Citation Graph (0, 0)][DBLP] FATES/RV, 2006, pp:225-239 [Conf]
- Françoise Bellegarde, Christophe Darlot, Jacques Julliand, Olga Kouchnarenko
Reformulation: A Way to Combine Dynamic Properties and B Refinement. [Citation Graph (0, 0)][DBLP] FME, 2001, pp:2-19 [Conf]
- R. Bigeard, M. Devel, Jacques Julliand
Parallelization of an Algorithm Used to Simulate Atomic Force Microscope Images. [Citation Graph (0, 0)][DBLP] HPCN Europe, 1997, pp:175-189 [Conf]
- Jacques Julliand, Guy-René Perrin
Asynchronous Functional Parallel Programs. [Citation Graph (0, 0)][DBLP] ICCI, 1990, pp:356-365 [Conf]
- Pierre-Alain Masson, Hassan Mountassir, Jacques Julliand
Modular Verification for a Class of PLTL Properties. [Citation Graph (0, 0)][DBLP] IFM, 2000, pp:398-419 [Conf]
- Jacques Julliand, Pierre-Alain Masson, Hassan Mountassir
Modular Verification of Dynamic Properties for Reactive Systems. [Citation Graph (0, 0)][DBLP] IFM, 1999, pp:89-108 [Conf]
- Françoise Bellegarde, Samir Chouali, Jacques Julliand
Refinemant verification of fair transition systems can contribute to PLTL model checking. [Citation Graph (0, 0)][DBLP] MEMOCODE, 2005, pp:166-175 [Conf]
- Jacques Julliand, B. Markhoff
Functional Programming on MIMD. [Citation Graph (0, 0)][DBLP] Parallel and Distributed Computing and Systems, 1995, pp:525-528 [Conf]
- Christophe Darlot, Jacques Julliand, Olga Kouchnarenko
Refinement Preserves PLTL Properties. [Citation Graph (0, 0)][DBLP] ZB, 2003, pp:408-420 [Conf]
- Françoise Bellegarde, Samir Chouali, Jacques Julliand
Verification of Dynamic Constraints for B Event Systems under Fairness Assumptions. [Citation Graph (0, 0)][DBLP] ZB, 2002, pp:477-496 [Conf]
- Françoise Bellegarde, Christophe Darlot, Jacques Julliand, Olga Kouchnarenko
Reformulate Dynamic Properties during B Refinement and Forget Variants and Loop Invariants. [Citation Graph (0, 0)][DBLP] ZB, 2000, pp:230-249 [Conf]
- Françoise Bellegarde, Jacques Julliand, Olga Kouchnarenko
Synchronized Parallel Composition of Event Systems in B. [Citation Graph (0, 0)][DBLP] ZB, 2002, pp:436-457 [Conf]
- Françoise Bellegarde, Jacques Julliand, Hassan Mountassir, Emilie Oudot
On the Contribution of a tau. [Citation Graph (0, 0)][DBLP] Electr. Notes Theor. Comput. Sci., 2006, v:160, n:, pp:97-111 [Journal]
- Samir Chouali, Jacques Julliand, Pierre-Alain Masson, Françoise Bellegarde
PLTL-partitioned model checking for reactive systems under fairness assumptions. [Citation Graph (0, 0)][DBLP] ACM Trans. Embedded Comput. Syst., 2005, v:4, n:2, pp:267-301 [Journal]
- Jacques Julliand, Hassan Mountassir, Emilie Oudot
VeSTA: A Tool to Verify the Correct Integration of a Component in a Composite Timed System. [Citation Graph (0, 0)][DBLP] ICFEM, 2007, pp:116-135 [Conf]
- Samir Chouali, Jacques Julliand, Pierre-Alain Masson, Françoise Bellegarde
PLTL Partitioned Model Checking for Reactive Systems under Fairness Assumptions [Citation Graph (0, 0)][DBLP] CoRR, 2006, v:0, n:, pp:- [Journal]
Generating Tests from B Specifications and Test Purposes. [Citation Graph (, )][DBLP]
B Model Abstraction Combining Syntactic and Semantic Methods. [Citation Graph (, )][DBLP]
Generating Security Tests in Addition to Functional Tests. [Citation Graph (, )][DBLP]
Preservation of timed properties during an incremental development by components. [Citation Graph (, )][DBLP]
Combining Static Analysis and Test Generation for C Program Debugging. [Citation Graph (, )][DBLP]
Syntactic Abstraction of B Models to Generate Tests. [Citation Graph (, )][DBLP]
Automatic generation of model based tests for a class of security properties. [Citation Graph (, )][DBLP]
Syntactic Abstraction of B Models to Generate Tests [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.305secs
|