The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dionisios I. Reisis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. G. Lykakis, Kostas Pramataris, Dionisios I. Reisis, G. Stassinopoulos, G. Synnefakis, Euripides Zervanos
    Design and Implementation of a Low-Cost Highly-Modular ATM Access Node Switch. [Citation Graph (0, 0)][DBLP]
    Applied Informatics, 1999, pp:400-402 [Conf]
  2. Fotis Andritsopoulos, C. Charopoulos, Gregory Doumenis, Fotis Karoubalis, Yannis Mitsos, F. Petreas, Ioanna Theologitou, Stylianos Perissakis, Dionisios I. Reisis
    Verification of a Complex SoC: The PRO3 Case-Study. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20224-20231 [Conf]
  3. G. Lykakis, N. Mouratidis, Kyriakos Vlachos, Nikos A. Nikolaou, Stylianos Perissakis, G. Sourdis, George E. Konstantoulakis, Dionisios N. Pnevmatikatos, Dionisios I. Reisis
    Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20014-20019 [Conf]
  4. Russ Miller, Viktor K. Prasanna, Dionisios I. Reisis, Quentin F. Stout
    Data Movement Operations and Applications on Reconfigurable VLSI Arrays. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1988, pp:205-208 [Conf]
  5. Dionisios I. Reisis, Viktor K. Prasanna
    Parallel Image Processing On Enhanced Arrays. [Citation Graph (0, 0)][DBLP]
    ICPP, 1987, pp:909-912 [Conf]
  6. Dionisios I. Reisis, Viktor K. Prasanna
    VLSI Arrays with Reconfigurable Buses. [Citation Graph (0, 0)][DBLP]
    ICS, 1987, pp:732-743 [Conf]
  7. Dionisios I. Reisis
    Improved Graph Computations on the Reconfigurable Mesh. [Citation Graph (0, 0)][DBLP]
    IPPS, 1991, pp:26-29 [Conf]
  8. Dionisios I. Reisis
    An Efficient Convex Hull Computation on the Reconfigurable Mesh. [Citation Graph (0, 0)][DBLP]
    IPPS, 1992, pp:142-145 [Conf]
  9. Viktor K. Prasanna, Dionisios I. Reisis
    Image Computations on Meshes with Multiple Broadcast. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Pattern Anal. Mach. Intell., 1989, v:11, n:11, pp:1194-1202 [Journal]
  10. Russ Miller, Viktor K. Prasanna, Dionisios I. Reisis, Quentin F. Stout
    Parallel Computations on Reconfigurable Meshes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1993, v:42, n:6, pp:678-692 [Journal]
  11. Theofanis Orphanoudakis, Stylianos Perissakis, Kostas Pramataris, Nikos A. Nikolaou, Nicholas Zervos, Matthias Steck, Christoph Baumhof, Diederik Verkest, Chantal Ykman-Couvreur, Gregory Doumenis, Fotis Karoubalis, Ioanna Theologitou, Dionisios I. Reisis, George E. Konstantoulakis, Nikos Vogiatzis
    Hardware Architectures for the Efficient Implementation of Multi-Service Broadband Access and Multimedia Home Networks. [Citation Graph (0, 0)][DBLP]
    Telecommunication Systems, 2003, v:23, n:3-4, pp:351-367 [Journal]

Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002