The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

K. T. Lau: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. K. W. Ng, K. T. Lau
    A Novel Adiabatic Register File Design. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2000, v:10, n:1-2, pp:67-76 [Journal]
  2. K. W. Ng, K. T. Lau
    An Adiabatic 4: 2 Compressor Design for Low Power VLSI. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 1999, v:9, n:5-6, pp:339-346 [Journal]
  3. H. H. Wong, K. T. Lau
    Low Power 16 x 16 Bit Multiplier Design Using PAL-2N Logic Family. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2002, v:11, n:2, pp:155-164 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002