Search the dblp DataBase

Publications of Author

1. P. Rajesh Kumar, K. Sridharan, S. Srinivasan
   A parallel algorithm, architecture and FPGA realization for landmark determination and map construction in a planar unknown environment. [Citation Graph (0, 0)][DBLP]
   Parallel Computing, 2006, v:32, n:3, pp:205-221 [Journal]
   
2. T. K. Priya, P. Rajesh Kumar, K. Sridharan
   A hardware-efficient scheme and FPGA realization for computation of single pair shortest path for a mobile automaton. [Citation Graph (0, 0)][DBLP]
   Microprocessors and Microsystems, 2006, v:30, n:7, pp:413-424 [Journal]
   
3. P. Rajesh Kumar, K. Sridharan
   VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2007, v:15, n:1, pp:118-123 [Journal]
   
4. 
   Blind Equalization for MIMO FIR Channel in Wireless Communications. [Citation Graph (, )][DBLP]
   
   
5. 
   Blind Channel Equalization Using CMA Algorithm. [Citation Graph (, )][DBLP]