|
Search the dblp DataBase
Chen-Yong Cher:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Chen-Yong Cher, Il Park, T. N. Vijaykumar
Do Trace Cache, Value Prediction and Prefetching Improve SMT Throughput?. [Citation Graph (0, 0)][DBLP] ARCS, 2006, pp:232-251 [Conf]
- Chen-Yong Cher, Antony L. Hosking, T. N. Vijaykumar
Software prefetching for mark-sweep garbage collection: hardware analysis and software redesign. [Citation Graph (0, 0)][DBLP] ASPLOS, 2004, pp:199-210 [Conf]
- Chen-Yong Cher, T. N. Vijaykumar
Skipper: a microarchitecture for exploiting control-flow independence. [Citation Graph (0, 0)][DBLP] MICRO, 2001, pp:4-15 [Conf]
- Hai Li, Chen-Yong Cher, T. N. Vijaykumar, Kaushik Roy
VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power. [Citation Graph (0, 0)][DBLP] MICRO, 2003, pp:19-28 [Conf]
- Canturk Isci, Alper Buyuktosunoglu, Chen-Yong Cher, Pradip Bose, Margaret Martonosi
An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget. [Citation Graph (0, 0)][DBLP] MICRO, 2006, pp:347-358 [Conf]
- Hai Li, Chen-Yong Cher, Kaushik Roy, T. N. Vijaykumar
Combined circuit and architectural level variable supply-voltage scaling for low power. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2005, v:13, n:5, pp:564-576 [Journal]
Performance and power evaluation of an in-line accelerator. [Citation Graph (, )][DBLP]
Power-efficient, reliable microprocessor architectures: modeling and design methods. [Citation Graph (, )][DBLP]
Variation-aware thermal characterization and management of multi-core architectures. [Citation Graph (, )][DBLP]
Software-Controlled Priority Characterization of POWER5 Processor. [Citation Graph (, )][DBLP]
Thermal-aware task scheduling at the system software level. [Citation Graph (, )][DBLP]
Cell GC: using the cell synergistic processor as a garbage collection coprocessor. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
|