The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Steffen Köhler: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jens Braunes, Steffen Köhler, Annett Königsmann, Rainer G. Spallek
    Ein Zwischenformat-Profiler für das RECAST-Framework. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2005, pp:33-38 [Conf]
  2. Jens Braunes, Steffen Köhler, Rainer G. Spallek
    RECAST: An Evaluation Framework for Coarse-Grain Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    ARCS, 2004, pp:156-166 [Conf]
  3. Steffen Köhler, Martin Zimmerling, Martin Zabel, Rainer G. Spallek
    Prototyping and Application Development Framework for Dynamically Reconfigurable DSP Architectures. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2006, pp:142-151 [Conf]
  4. Thomas Preußer, Steffen Köhler, Rainer G. Spallek
    RECAST - Design Space Exploration for Dynamic Reconfigurable Embedded Computing. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:130-135 [Conf]
  5. Sebastian Friebe, Steffen Köhler, Rainer G. Spallek, Henrik Juhr, Klaus Künanz
    A Reconfigurable System-on-Chip-Based Fast EDM Process Monitor. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:1164-1167 [Conf]
  6. Steffen Köhler, Jens Braunes, Thomas Preußer, Martin Zabel, Rainer G. Spallek
    Increasing ILP of RISC Microprocessors Through Control-Flow Based Reconfiguration. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:781-790 [Conf]
  7. Sergej Sawitzki, Steffen Köhler, Rainer G. Spallek
    Prototyping Framework for Reconfigurable Processors. [Citation Graph (0, 0)][DBLP]
    FPL, 2001, pp:6-16 [Conf]
  8. Steffen Köhler, Jens Braunes, Sergej Sawitzki, Rainer G. Spallek
    Improving Code Efficiency for Reconfigurable VLIW Processors. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  9. Steffen Köhler, Sergej Sawitzki, Achim Gratz, Rainer G. Spallek
    Digital Signal Processing with General Purpose Microprocessors, DSP and Rcinfigurable Logic. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:706-708 [Conf]

  10. Efficiency of Dynamic Reconfigurable Datapath Extensions -- A Case Study. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002