The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Adronis Niyonkuru: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Christophe Bobda, Ali Ahmadinia, Kurapati Rajesham, Mateusz Majer, Adronis Niyonkuru
    Partial Configuration Design and Implementation Challenges on Xilinx Virtex FPGAs. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2005, pp:61-66 [Conf]
  2. Adronis Niyonkuru, Hans Christoph Zeidler
    Evaluation of Run-Time Reconfiguration for General-Purpose Computing. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:145-154 [Conf]
  3. Brandon Blodget, Christophe Bobda, Michael Hübner, Adronis Niyonkuru
    Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:801-810 [Conf]
  4. Adronis Niyonkuru, Göran Eggers, Hans Christoph Zeidler
    A Reconfigurable Processor Architecture. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:1160-1163 [Conf]
  5. Adronis Niyonkuru, Hans Christoph Zeidler
    Designing a Runtime Reconfigurable Processor for General Purpose Applications. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002