The SCEAS System
Navigation Menu

Search the dblp DataBase


Werner Erhard: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Werner Erhard, Michael M. Gutzmann, Hastings M. Libati
    Design, Structure and Applications of UniMon in Network Traffic Monitoring. [Citation Graph (0, 0)][DBLP]
    ARCS, 1999, pp:99-109 [Conf]
  2. Werner Erhard, Andreas Reinsch, Torsten Schober
    Petri-Netz-basierter Entwurf asynchroner rekonfigurierbarer Systeme. [Citation Graph (0, 0)][DBLP]
    ARCS, 1999, pp:121-132 [Conf]
  3. Torsten Fink, Andreas Krause, Werner Erhard
    Einfluß von Sicherheitsanforderungen auf die Kommunikationsleistung im Metacomputing-System Amica. [Citation Graph (0, 0)][DBLP]
    ARCS, 1999, pp:45-54 [Conf]
  4. B. Kasche, Dietmar Fey, T. Höhn, Werner Erhard
    Massively Parallel Volume Rendering by Exploiting a 3d Optoelectronic Arithmetic Logical Unit. [Citation Graph (0, 0)][DBLP]
    ARCS, 1999, pp:189-200 [Conf]
  5. B. Kasche, Dietmar Fey, T. Höhn, Werner Erhard
    3D Optoelectronic Fix Point Unit and Its Advantages Processing 3D Data. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1999, pp:1005-1012 [Conf]
  6. Torsten Fink, Michael M. Gutzmann, Torsten Wolf, Werner Erhard
    Entwicklung einer abstrakten Speicherkomponente für eine verteilte heterogene dynamische Infrastruktur in Java/CORBA. [Citation Graph (0, 0)][DBLP]
    Java-Informations-Tage, 1998, pp:269-276 [Conf]
  7. Werner Erhard, Torsten Fink, Michael M. Gutzmann, Christoph Rahn, Axel Doering, Miroslaw Galicki
    The Improvement and Comparison of Different Algorithms for Optimizing Neural Networks on the MasPar MP-2. [Citation Graph (0, 0)][DBLP]
    NC, 1998, pp:617-623 [Conf]
  8. R. Weper, Eberhard Zehendner, Werner Erhard
    p: An Innovative Approach for Modeling Parallel Architectures. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1999, pp:1690-1696 [Conf]
  9. Werner Erhard, Andreas Reinsch, Torsten Schober
    First Steps towards a Reconfigurable Asynchronous System. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 1999, pp:28-31 [Conf]
  10. Klaus D. Maier, Clemens Beckstein, Reinhard Blickhan, Dietmar Fey, Werner Erhard
    A digital multi-layer-perceptron hardware architecture based on three dimensional massively parallel optoelectronic circuits. [Citation Graph (0, 0)][DBLP]
    Informatica (Slovenia), 2001, v:25, n:2, pp:- [Journal]

Search in 0.003secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002