The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Heiko Kalte: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Heiko Kalte, Mario Porrmann, Ulrich Rückert
    Leistungsbewertung unterschiedlicher Einbettungsvariaten dynamisch rekonfigurierbarer Hardware. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:235-244 [Conf]
  2. Heiko Kalte, Mario Porrmann
    REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2006, pp:403-412 [Conf]
  3. Heiko Kalte, Markus Koester, Boris Kettelhoit, Mario Porrmann, Ulrich Rückert
    A Comparative Study on System Approaches for Partially Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    ERSA, 2004, pp:70-76 [Conf]
  4. Klaus Danne, Christophe Bobda, Heiko Kalte
    Increasing Efficiency by Partial Hardware Reconfiguration: Case Study of a Multi-Controller System. [Citation Graph (0, 0)][DBLP]
    Engineering of Reconfigurable Systems and Algorithms, 2003, pp:147-153 [Conf]
  5. Markus Koester, Heiko Kalte, Mario Porrmann
    Relocation and Defragmentation for Heterogeneous Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    ERSA, 2006, pp:70-76 [Conf]
  6. Mario Porrmann, Marc Franzmeier, Heiko Kalte, Ulf Witkowski, Ulrich Rückert
    A reconfigurable SOM hardware accelerator. [Citation Graph (0, 0)][DBLP]
    ESANN, 2002, pp:337-342 [Conf]
  7. Klaus Danne, Christophe Bobda, Heiko Kalte
    Run-Time Exchange of Mechatronic Controllers Using Partial Hardware Reconfiguration. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:272-281 [Conf]
  8. Heiko Kalte, Mario Porrmann
    Context Saving and Restoring for Multitasking in Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:223-228 [Conf]
  9. Mario Porrmann, Ulf Witkowski, Heiko Kalte, Ulrich Rückert
    Dynamically Reconfigurable Hardware - A New Perspective for Neural Network Implementations. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:1048-1057 [Conf]
  10. Markus Koester, Mario Porrmann, Heiko Kalte
    Task Placement for Heterogeneous Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:43-50 [Conf]
  11. Heiko Kalte, Gareth Lee, Mario Porrmann, Ulrich Rückert
    REPLICA: A Bitstream Manipulation Filter for Module Relocation in Partial Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  12. Heiko Kalte, Mario Porrmann, Ulrich Rückert
    System-on-Programmable-Chip Approach Enabling Online Fine-Grained 1D-Placement. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  13. Heiko Kalte, Dominik Langen, Erik Vonnahme, André Brinkmann, Ulrich Rückert
    Dynamically Reconfigurable System-on-Programmable-Chip. [Citation Graph (0, 0)][DBLP]
    PDP, 2002, pp:235-242 [Conf]
  14. Mario Porrmann, Ulf Witkowski, Heiko Kalte, Ulrich Rückert
    Implementation of Artificial Neural Networks on a Reconfigurable Hardware Accelerator. [Citation Graph (0, 0)][DBLP]
    PDP, 2002, pp:243-0 [Conf]
  15. Heiko Kalte, Mario Porrmann, Ulrich Rückert
    Using a Dynamically Reconfigurable System to Accelerate Octree Based 3D Graphics. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2000, pp:- [Conf]
  16. Markus Koester, Heiko Kalte, Mario Porrmann, Ulrich Rückert
    Defragmentation Algorithms for Partially Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2005, pp:41-53 [Conf]

Search in 0.234secs, Finished in 0.235secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002