The SCEAS System
Navigation Menu

Search the dblp DataBase


Markus Rullmann: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Markus Rullmann, Renate Merker
    Design and Implementation of Reconfigurable Tasks with Minimum Reconfiguration Overhead. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2006, pp:132-141 [Conf]
  2. Markus Rullmann, Sebastian Siegel, Renate Merker
    Optimization of Reconfiguration Overhead by Algorithmic Transformations and Hardware Matching. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  3. Markus Rullmann, Renate Merker
    Maximum edge matching for reconfigurable computing. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  4. Markus Rullmann, Jens-Uwe Schluessler, René Schüffny
    On-chip digital noise reduction for integrated CMOS Cameras. [Citation Graph (0, 0)][DBLP]
    VCIP, 2003, pp:1620-1629 [Conf]
  5. Markus Rullmann, Renate Merker
    A Reconfiguration Aware Circuit Mapper for FPGAs. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-8 [Conf]

  6. An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context FPGAs. [Citation Graph (, )][DBLP]

  7. Fine grain reconfigurable architectures. [Citation Graph (, )][DBLP]

  8. A cost model for partial dynamic reconfiguration. [Citation Graph (, )][DBLP]

Search in 0.004secs, Finished in 0.004secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002