The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shirley Moore: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Felix Wolf, Felix Freitag, Bernd Mohr, Shirley Moore, Brian J. N. Wylie
    Large Event Traces in Parallel Performance Analysis. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2006, pp:264-273 [Conf]
  2. Felix Wolf, Bernd Mohr, Jack Dongarra, Shirley Moore
    Efficient Pattern Search in Large Traces Through Successive Refinement. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2004, pp:47-54 [Conf]
  3. Jack Dongarra, Allen D. Malony, Shirley Moore, Philip Mucci, Sameer Shende
    Performance Instrumentation and Measurement for Terascale Systems. [Citation Graph (0, 0)][DBLP]
    International Conference on Computational Science, 2003, pp:53-62 [Conf]
  4. Jack Dongarra, Shirley Moore, Philip Mucci, Keith Seymour, Haihang You
    Accurate Cache and TLB Characterization Using Hardware Counters. [Citation Graph (0, 0)][DBLP]
    International Conference on Computational Science, 2004, pp:432-439 [Conf]
  5. Shirley V. Moore
    A Comparison of Counting and Sampling Modes of Using Performance Monitoring Hardware. [Citation Graph (0, 0)][DBLP]
    International Conference on Computational Science (2), 2002, pp:904-912 [Conf]
  6. Nikhil Bhatia, Fengguang Song, Felix Wolf, Jack Dongarra, Bernd Mohr, Shirley Moore
    Automatic Experimental Analysis of Communication Patterns in Virtual Topologies. [Citation Graph (0, 0)][DBLP]
    ICPP, 2005, pp:465-472 [Conf]
  7. Fengguang Song, Felix Wolf, Nikhil Bhatia, Jack Dongarra, Shirley Moore
    An Algebra for Cross-Experiment Performance Analysis. [Citation Graph (0, 0)][DBLP]
    ICPP, 2004, pp:63-72 [Conf]
  8. Jack Dongarra, Kevin S. London, Shirley Moore, Philip Mucci, Daniel Terpstra, Haihang You, Min Zhou
    Experiences and Lessons Learned with a Portable Interface to Hardware Performance Counters. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:289- [Conf]
  9. Shirley Moore, A. Jerry Baker, Jack Dongarra
    Active netlib: an active mathematical software collection for inquiry-based computational science & engineering education. [Citation Graph (0, 0)][DBLP]
    JCDL, 2002, pp:379- [Conf]
  10. Shirley Moore, A. Jerry Baker, Jack Dongarra
    Active netlib: an active mathematical software collection for inquiry-based computational science & engineering education. [Citation Graph (0, 0)][DBLP]
    JCDL, 2002, pp:401- [Conf]
  11. Shirley Moore, David Cronk, Kevin S. London, Jack Dongarra
    Review of Performance Analysis Tools for MPI Parallel Programs. [Citation Graph (0, 0)][DBLP]
    PVM/MPI, 2001, pp:241-248 [Conf]
  12. Shirley Moore, Felix Wolf, Jack Dongarra, Sameer Shende, Allen D. Malony, Bernd Mohr
    A Scalable Approach to MPI Application Performance Analysis. [Citation Graph (0, 0)][DBLP]
    PVM/MPI, 2005, pp:309-316 [Conf]
  13. Philip J. Mucci, Shirley V. Moore
    PAPI users group - PAPI users group. [Citation Graph (0, 0)][DBLP]
    SC, 2006, pp:43- [Conf]
  14. Shirley Moore, A. Jerry Baker, Jack Dongarra, Christian Halloy, Chung Ng
    Active Netlib: An Active Mathematical Software Collection for Inquiry-based Computational Science and Engineering Education. [Citation Graph (0, 0)][DBLP]
    J. Digit. Inf., 2002, v:2, n:4, pp:- [Journal]
  15. Kevin S. London, Jack Dongarra, Shirley Moore, Philip Mucci, Keith Seymour, T. Spencer
    End-user Tools for Application Performance Analysis Using Hardware Counters. [Citation Graph (0, 0)][DBLP]
    ISCA PDCS, 2001, pp:460-465 [Conf]
  16. Fengguang Song, Shirley Moore, Jack Dongarra
    Feedback-directed thread scheduling with memory considerations. [Citation Graph (0, 0)][DBLP]
    HPDC, 2007, pp:97-106 [Conf]
  17. Fengguang Song, Shirley Moore, Jack Dongarra
    L2 Cache Modeling for Scientific Applications on Chip Multi-Processors. [Citation Graph (0, 0)][DBLP]
    ICPP, 2007, pp:51- [Conf]

  18. OpenMP-centric performance analysis of hybrid applications. [Citation Graph (, )][DBLP]


  19. Analytical modeling and optimization for affinity based thread scheduling on multicore systems. [Citation Graph (, )][DBLP]


  20. Enabling Data Structure Oriented Performance Analysis with Hardware Performance Counter Support. [Citation Graph (, )][DBLP]


  21. Detection and Analysis of Iterative Behavior in Parallel Applications. [Citation Graph (, )][DBLP]


  22. A Scalable Non-blocking Multicast Scheme for Distributed DAG Scheduling. [Citation Graph (, )][DBLP]


  23. Scalability and Usability of HPC Programming Tools. [Citation Graph (, )][DBLP]


  24. Continuous Runtime Profiling of OpenMP Applications. [Citation Graph (, )][DBLP]


  25. Visualizing the Program Execution Control Flow of OpenMP Applications. [Citation Graph (, )][DBLP]


  26. Automatic analysis of inefficiency patterns in parallel applications. [Citation Graph (, )][DBLP]


Search in 0.097secs, Finished in 0.099secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002