The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dake Liu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Di Wu, Tiejun Hu, Dake Liu
    A Single Issue DSP based Multi-standard Media Processor for Mobile Platforms. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2006, pp:333-342 [Conf]
  2. Tomas Henriksson, Ulf Nordqvist, Dake Liu
    Embedded Protocol Processor for Fast and Efficient Packet Reception. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:414-0 [Conf]
  3. Daniel Wiklund, Dake Liu
    SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:78- [Conf]
  4. O. Flordal, Di Wu, Dake Liu
    Accelerating CABAC encoding for multi-standard media with configurability. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  5. Di Wu, Johan Eilert, Dake Liu, Dandan Wang, Naofal Al-Dhahir, Hlaing Minn
    Fast Complex Valued Matrix Inversion for Multi-User STBC-MIMO Decoding. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:325-330 [Conf]
  6. Daniel Wiklund, Dake Liu
    Design Mapping, and Simulations of a 3G WCDMA/FDD Basestation Using Network on Chip. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:252-256 [Conf]
  7. Daniel Wiklund, Sumant Sathe, Dake Liu
    Network on Chip Simulations for Benchmarking. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2004, pp:269-274 [Conf]
  8. Mikael Olausson, Anders Edman, Dake Liu
    Bit Memory Instructions for a General CPU. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2004, pp:215-218 [Conf]
  9. Eric Tell, Anders Nilsson, Dake Liu
    A Low Area and Low Power Programmable Baseband Processor Architecture. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:347-351 [Conf]
  10. Andreas Ehliar, Dake Liu
    Flexible route lookup using range search. [Citation Graph (0, 0)][DBLP]
    Communications and Computer Networks, 2005, pp:345-350 [Conf]
  11. Johan Eilert, Di Wu, Dake Liu
    Efficient Complex Matrix Inversion for MIMO Software Defined Radio. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2610-2613 [Conf]
  12. Anders Nilsson, Dake Liu
    Area Efficient Fully Programmable Baseband Processors. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2007, pp:333-342 [Conf]

  13. Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture. [Citation Graph (, )][DBLP]


  14. Memory Conflict Analysis and Interleaver Design for Parallel Turbo Decoding Supporting HSPA Evolution. [Citation Graph (, )][DBLP]


  15. An fpga based open source network-on-chip architecture. [Citation Graph (, )][DBLP]


  16. A high performance microprocessor with DSP extensions optimized for the Virtex-4 FPGA. [Citation Graph (, )][DBLP]


  17. An ASIC perspective on FPGA optimizations. [Citation Graph (, )][DBLP]


  18. Operation Classification for Control Path Synthetization with NoGAP. [Citation Graph (, )][DBLP]


  19. NoGAP: A Micro Architecture Construction Framework. [Citation Graph (, )][DBLP]


  20. Implementation Aspects of Fixed-Complexity Soft-Output MIMO Detection. [Citation Graph (, )][DBLP]


  21. Cost Analysis of Channel Estimation in MIMO-OFDM for Software Defined Radio. [Citation Graph (, )][DBLP]


  22. Implementation of a programmable linear MMSE detector for MIMO-OFDM. [Citation Graph (, )][DBLP]


Search in 0.005secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002