Rafail Lashevsky, Yohey Sato Deviation-tolerant floating gate structures as a way to design an on-chip learning neural networks. [Citation Graph (0, 0)][DBLP] Soft Comput., 2002, v:6, n:6, pp:462-469 [Journal]
Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP