The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Niranjan Soundararajan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Arrvindh Shriraman, Nagarajan Venkateswaran, Niranjan Soundararajan
    PASCOM: Power Model for Supercomputers. [Citation Graph (0, 0)][DBLP]
    ARCS, 2006, pp:326-340 [Conf]
  2. Nagarajan Venkateswaran, Arrvindh Shriraman, Niranjan Soundararajan
    Memory In Processor-Supercomputer On a Chip: Processor Design and Execution Semantics for Massive Single-Chip Performance. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  3. Niranjan Soundararajan, Angshuman Parashar, Anand Sivasubramaniam
    Mechanisms for bounding vulnerabilities of processor structures. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:506-515 [Conf]

  4. Analysis and solutions to issue queue process variation. [Citation Graph (, )][DBLP]


  5. Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures. [Citation Graph (, )][DBLP]


  6. Characterizing the soft error vulnerability of multicores running multithreaded applications. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002