|
Search the dblp DataBase
Alain Guyot:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- A. Houelle, Habib Mehrez, N. Vaucher, Luis A. Montalvo, Alain Guyot
Application of fast layout synthesis environment to dividers evaluation. [Citation Graph (0, 0)][DBLP] IEEE Symposium on Computer Arithmetic, 1995, pp:67-74 [Conf]
- H. Bederr, Michael Nicolaidis, Alain Guyot
Analytic approach for error masking elimination in on-line multipliers. [Citation Graph (0, 0)][DBLP] IEEE Symposium on Computer Arithmetic, 1995, pp:30-37 [Conf]
- Andy Negoi, Alain Guyot, Jacques Zimmermann
A dedicated circuit for charged particles simulation using the Monte Carlo method. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:422-431 [Conf]
- A. Vacher, M. Benkhebbab, Alain Guyot, T. Rousseau, Ali Skaf
A VLSI Implementation of Parallel Fast Fourier Transform. [Citation Graph (0, 0)][DBLP] EDAC-ETC-EUROASIC, 1994, pp:250-255 [Conf]
- V. Tchoumatchenko, T. Vassileva, R. Ribas, Alain Guyot
FPGA Design Migration: Some Remarks. [Citation Graph (0, 0)][DBLP] FPL, 1996, pp:405-409 [Conf]
- Luis A. Montalvo, Alain Guyot
Combinational Digit-Set Converters for Hybrid Radix-4 Arithmetic. [Citation Graph (0, 0)][DBLP] ICCD, 1994, pp:498-503 [Conf]
- Ali Skaf, Alain Guyot
VLSI Design of On-Line Add/Multiply Algorithms. [Citation Graph (0, 0)][DBLP] ICCD, 1993, pp:264-267 [Conf]
- G. Bogo, Alain Guyot, A. Lux, J. Mermet, C. Payan
CASSANDRE and the Computer Aided Logical Systems Design. [Citation Graph (0, 0)][DBLP] IFIP Congress (2), 1971, pp:1056-1065 [Conf]
- S. J. Abou-Samra, P. A. Aisa, Alain Guyot, Bernard Courtois
3D CMOS SOL for high performance computing. [Citation Graph (0, 0)][DBLP] ISLPED, 1998, pp:54-58 [Conf]
- Imed Moussa, Ali Skaf, Alain Guyot
Design of a GaAs redundant divider. [Citation Graph (0, 0)][DBLP] VLSI, 1993, pp:63-72 [Conf]
- Alain Guyot, Y. Kusumaputri
OCAPI: A Prototype for High Precision Arithmetic. [Citation Graph (0, 0)][DBLP] VLSI, 1991, pp:11-18 [Conf]
- Ali Skaf, Jean-Claude Bajard, Alain Guyot, Jean-Michel Muller
A VLSI circuit for on-line polynominal computing: Application to exponential, trigonometric and hyperbolic functions. [Citation Graph (0, 0)][DBLP] VLSI, 1993, pp:93-100 [Conf]
- R. Bouraoui, Alain Guyot, G. Walker
Design of an On-Line Euclidean Processor. [Citation Graph (0, 0)][DBLP] VLSI Design, 1993, pp:37-40 [Conf]
- Alain Guyot, Luis A. Montalvo, A. Houelle, Habib Mehrez, N. Vaucher
Comparison of the layout synthesis of radix-2 and pseudo-radix-4 dividers. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:386-391 [Conf]
- Alain Guyot, Marc Renaudin, Bachar El Hassan, Volker Levering
Self timed division and square-root extraction. [Citation Graph (0, 0)][DBLP] VLSI Design, 1996, pp:376-381 [Conf]
- Luis A. Montalvo, Alain Guyot
Svoboda-Tung division with no compensation. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:381-385 [Conf]
- Ali Skaf, Alain Guyot
SAGA: the first general-purpose on-line arithmetic co-processor. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:146-149 [Conf]
- Alain Guyot, Bertrand Hochet, Jean-Michel Muller
A Way to Build Efficient Carry-Skip Adders. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 1987, v:36, n:10, pp:1144-1152 [Journal]
- Luis A. Montalvo, Keshab K. Parhi, Alain Guyot
New Svoboda-Tung Division. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 1998, v:47, n:9, pp:1014-1020 [Journal]
- M. Aberbour, A. Houelle, Habib Mehrez, N. Vaucher, Alain Guyot
On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1998, v:6, n:1, pp:114-121 [Journal]
Search in 0.002secs, Finished in 0.003secs
|