The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrew Beaumont-Smith: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Andrew Beaumont-Smith, Neil Burgess
    A GaAs 32-bit Adder. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1997, pp:10-17 [Conf]
  2. Andrew Beaumont-Smith, Neil Burgess, S. Lefrere, Cheng-Chew Lim
    Reduced Latency IEEE Floating-Point Standard Adder Architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1999, pp:35-0 [Conf]
  3. Andrew Beaumont-Smith, Cheng-Chew Lim
    Parallel Prefix Adder Design. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2001, pp:218-0 [Conf]
  4. Roger A. Golliver, Silvia M. Müller, Stuart F. Oberman, Martin S. Schmookler, Debjit Das Sarma, Andrew Beaumont-Smith
    Pain versus Gain in the Hardware Design of FPUs and Supercomputers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:39- [Conf]
  5. Derek Abbott, Andre Yakovleff, Alireza Moini, X. Thong Nguyen, Andrew J. Blanksby, Richard Beare, Andrew Beaumont-Smith, Gyudong Kim, Abdesselam Bouzerdoum, Robert E. Bogner, Kamran Eshraghian
    Biologically inspired obstacle avoidance - a technology independent paradigm. [Citation Graph (0, 0)][DBLP]
    Mobile Robots, 1995, pp:2-12 [Conf]

  6. An array processor architecture for support vector learning. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002