Search the dblp DataBase
A. F. Tasch Jr.: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Victor Martin Agostinelli Jr., Greg M. Yeric, A. F. Tasch Jr.
Universal MOSFET hole mobility degradation models for circuit simulation. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:3, pp:439-445 [Journal] - C. Patrick Yue, Victor Martin Agostinelli Jr., Gregory Munson Yeric, A. F. Tasch Jr.
Improved universal MOSFET electron mobility degradation models for circuit simulation. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:10, pp:1542-1546 [Journal] - Gregory Munson Yeric, A. F. Tasch Jr., Sanjay K. Banerjee
A universal MOSFET mobility degradation model for circuit simulation. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:10, pp:1123-1126 [Journal]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002