The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Walter L. Engl: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Karl H. Bach, Heinz K. Dirks, Bernd Meinerzhagen, Walter L. Engl
    A new nonlinear relaxation scheme for solving semiconductor device equations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:9, pp:1175-1186 [Journal]
  2. Karl Michael Eickhoff, Walter L. Engl
    Levelized incomplete LU factorization and its application to large-scale circuit simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:6, pp:720-727 [Journal]
  3. Walter L. Engl, Rainer Laur, Heinz K. Dirks
    MEDUSA - A Simulator for Modular Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1982, v:1, n:2, pp:85-93 [Journal]
  4. Bernd Meinerzhagen, Heinz K. Dirks, Walter L. Engl
    Quasi-Simultaneous Solution Method: A New Highly Efficient Strategy for Numerical MOST Simulations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1985, v:4, n:4, pp:575-582 [Journal]
  5. J. Will Specks, Walter L. Engl
    Computer-aided design and scaling of deep submicron CMOS. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:9, pp:1357-1367 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002