Search the dblp DataBase
Belle W. Y. Wei: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Jun Cao, Belle W. Y. Wei
High-Performance Hardware for Function Generation. [Citation Graph (0, 0)][DBLP]
IEEE Symposium on Computer Arithmetic, 1997, pp:184-0 [Conf] - Jun Cao, Belle W. Y. Wei, Jie Cheng
High-Performance Architectures for Elementary Function Generation. [Citation Graph (0, 0)][DBLP]
IEEE Symposium on Computer Arithmetic, 2001, pp:136-0 [Conf] - Belle W. Y. Wei, He Du, Honglu Chen
A complex-number multiplier using radix-4 digits. [Citation Graph (0, 0)][DBLP]
IEEE Symposium on Computer Arithmetic, 1995, pp:84-0 [Conf] - Belle W. Y. Wei, Teresa H. Y. Meng
A Programmable Parallel Huffman Decoder. [Citation Graph (0, 0)][DBLP]
ICIP (3), 1994, pp:668-671 [Conf] - Belle W. Y. Wei, Richard Tarver, Jong-Seop Kim, Kevin Ng
A Single Chip Lempel-Ziv Data Compressor. [Citation Graph (0, 0)][DBLP]
ISCAS, 1993, pp:1953-1955 [Conf] - Clark D. Thomborson, Belle W. Y. Wei
Systolic Implementations of a Move-to-Front Text Compressor. [Citation Graph (0, 0)][DBLP]
SPAA, 1989, pp:283-290 [Conf] - Belle W. Y. Wei, Clark D. Thompson
Area-Time Optimal Adder Design. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1990, v:39, n:5, pp:666-675 [Journal] - K. Tsang, Belle W. Y. Wei
A VLSI architecture for a real-time code book generator and encoder of a vector quantizer. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 1994, v:2, n:3, pp:360-364 [Journal]
Search in 0.001secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002