The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kiamal Z. Pekmestzi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. E. Chaniotakis, P. Kalivas, Kiamal Z. Pekmestzi
    Long Number Bit-Serial Squarers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:29-36 [Conf]
  2. George Economakos, George K. Papakonstantinou, Kiamal Z. Pekmestzi, Panayotis Tsanakas
    Hardware compilation using attribute grammars. [Citation Graph (0, 0)][DBLP]
    CHARME, 1997, pp:273-290 [Conf]
  3. Kostas Marinis, Nikos K. Moshopoulos, Fotis Karoubalis, Kiamal Z. Pekmestzi
    On the Hardware Implementation of the 3GPP Confidentiality and Integrity Algorithms. [Citation Graph (0, 0)][DBLP]
    ISC, 2001, pp:248-265 [Conf]
  4. Nikos K. Moshopoulos, Kiamal Z. Pekmestzi
    A Novel Systolic Architecture for Efficient RSA Implementation. [Citation Graph (0, 0)][DBLP]
    Public Key Cryptography, 2001, pp:416-421 [Conf]
  5. Osama Al-Khaleel, Christos A. Papachristou, Frank Wolff, Kiamal Z. Pekmestzi
    A Large Scale Adaptable Multiplier for Cryptographic Applications. [Citation Graph (0, 0)][DBLP]
    AHS, 2006, pp:477-484 [Conf]
  6. Kiamal Z. Pekmestzi, Nikos K. Moshopoulos
    A bit-interleaved systolic architecture for a high-speed RSA system. [Citation Graph (0, 0)][DBLP]
    Integration, 2001, v:30, n:2, pp:169-175 [Journal]
  7. Osama Al-Khaleel, Christos A. Papachristou, Francis G. Wolff, Kiamal Z. Pekmestzi
    An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2007, pp:71-78 [Conf]
  8. P. Bougas, A. Tsirikos, K. Anagnostopoulos, I. Sideris, Kiamal Z. Pekmestzi
    Segmentation based design of serial parallel multipliers. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  9. Sotirios Xydis, George Economakos, Kiamal Z. Pekmestzi
    Flexibility Inlining into Arithmetic Data-paths Exploiting A Regular Interconnection Scheme. [Citation Graph (0, 0)][DBLP]
    ICSAMOS, 2007, pp:137-144 [Conf]

  10. A high-speed radix-4 multiplexer-based array multiplier. [Citation Graph (, )][DBLP]


  11. FPGA-based Design of a Large Moduli Multiplier for Public Key Cryptographic Systems. [Citation Graph (, )][DBLP]


  12. A BISR Architecture for Embedded Memories. [Citation Graph (, )][DBLP]


  13. A hardware peripheral for Java bytecodes translation acceleration. [Citation Graph (, )][DBLP]


  14. A fast multiplier-less edge detection accelerator for FPGAs. [Citation Graph (, )][DBLP]


  15. An instruction set extension for java bytecodes translation acceleration. [Citation Graph (, )][DBLP]


  16. A Reconfigurable Arithmetic Data-path Based On Regular Interconnection. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002