The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
William C. Miller: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vassil S. Dimitrov, Jonathan Eskritt, Laurent Imbert, Graham A. Jullien, William C. Miller
    The Use of the Multi-Dimensional Logarithmic Number System in DSP Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2001, pp:247-0 [Conf]
  2. Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    Theory and applications for a double-base number system. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1997, pp:44-0 [Conf]
  3. Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    Algorithms for Multi-Exponentiation Based on Complex Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1997, pp:208-0 [Conf]
  4. Roberto Muscedere, Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    Efficient Conversion From Binary to Multi-Digit Multi-Dimensional Logarithmic Number Systems Using Arrays of Range Addressable Look-Up Tables. [Citation Graph (0, 0)][DBLP]
    ASAP, 2002, pp:130-0 [Conf]
  5. W. Luo, Graham A. Jullien, Neil M. Wigley, William C. Miller, Zhongde Wang
    An array processor for inner product computations using a Fermat number ALU. [Citation Graph (0, 0)][DBLP]
    ASAP, 1995, pp:270-281 [Conf]
  6. H. Safiri, Majid Ahmadi, Graham A. Jullien, William C. Miller
    A New Algorithm for the Elimination of Common Subexpressions in Hardware Implementation of Digital Filters by Using Genetic Programming. [Citation Graph (0, 0)][DBLP]
    ASAP, 2000, pp:319-328 [Conf]
  7. Hormoz Djahanshahi, Majid Ahmadi, Graham A. Jullien, William C. Miller
    Design and VLSI Implementation of a Unified Synapse-Neuron Architecture. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1996, pp:228-233 [Conf]
  8. Saeid Sadeghi-Emamchaie, Graham A. Jullien, Vassil S. Dimitrov, William C. Miller
    Digital Arithmetic Using Analog Arrays. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1998, pp:202-207 [Conf]
  9. R. Krishnan, Graham A. Jullien, William C. Miller
    VLSI Implementation of Complex Digitial Signal Processing Structures. [Citation Graph (0, 0)][DBLP]
    IAS, 1986, pp:313-321 [Conf]
  10. Javad Haddadnia, Majid Ahmadi, William C. Miller
    Multi-features and Multi-stages RBF Neural Network Classifier with Fuzzy Integral in Human Face Recognition. [Citation Graph (0, 0)][DBLP]
    IC-AI, 2002, pp:117-123 [Conf]
  11. Sazzadur Chowdhury, Majid Ahmadi, William C. Miller
    Nonlinear Effects in MEMS Capacitive Microphone Design. [Citation Graph (0, 0)][DBLP]
    ICMENS, 2003, pp:297-302 [Conf]
  12. Sazzadur Chowdhury, Majid Ahmadi, William C. Miller
    The Concept of a 3-D Cubic Acoustical Sensor Microarray Cluster for Use in a Hearing Instrument. [Citation Graph (0, 0)][DBLP]
    ICMENS, 2004, pp:160-164 [Conf]
  13. Sazzadur Chowdhury, Majid Ahmadi, William C. Miller
    A New Method of Electrostatic Force Modeling for MEMS Sensors and Actuators. [Citation Graph (0, 0)][DBLP]
    ICMENS, 2005, pp:431-435 [Conf]
  14. Sazzadur Chowdhury, Majid Ahmadi, William C. Miller
    A MEMS custom micropackaging solution. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2003, pp:938-941 [Conf]
  15. Sazzadur Chowdhury, Majid Ahmadi, William C. Miller
    Electrical connectivity analysis of a MEMS micropackage. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2004, pp:916-919 [Conf]
  16. R. Rashidzadeh, Majid Ahmadi, William C. Miller
    A tester-on-chip implementation in 0.18µ CMOS utilizing a MEMS interface. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:561-564 [Conf]
  17. Zhongde Wang, Graham A. Jullien, William C. Miller, June Wang
    New Concepts for the Design of Carry Lookahaead Adders. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1837-1840 [Conf]
  18. June Wang, Zhongde Wang, Graham A. Jullien, William C. Miller
    Area-Time Analysis of Carry Lookahead Adders Using Enhanced Multiple Output Domino Logic. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:59-62 [Conf]
  19. Xiangui Yu, Nan K. Loh, William C. Miller
    A new algorithm for training multilayer feedforward neural networks. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:2403-2406 [Conf]
  20. P. Zhou, J. C. Czilli, Graham A. Jullien, William C. Miller
    Current Input TSPC Latch for High Speed, Complex Switching Trees. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:335-338 [Conf]
  21. Sazzadur Chowdhury, Majid Ahmadi, Graham A. Jullien, William C. Miller
    A MEMS implementation of an acoustical sensor array. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2001, pp:273-276 [Conf]
  22. H. Safiri, Majid Ahmadi, Graham A. Jullien, William C. Miller
    A novel approach based on genetic algorithm for pipelining of recursive filters. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2001, pp:633-636 [Conf]
  23. Graham A. Jullien, Vassil S. Dimitrov, B. Li, William C. Miller, A. Lee, Majid Ahmadi
    A hybrid DBNS processor for DSP computation. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:5-8 [Conf]
  24. M. Shahkarami, Graham A. Jullien, William C. Miller
    Designing FIR filters with enhanced Fermat ALUs. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 1999, pp:287-290 [Conf]
  25. A. Lee, Majid Ahmadi, Graham A. Jullien, R. S. Lashkan, William C. Miller
    Design of 1-D FIR filters with genetic algorithms. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 1999, pp:295-298 [Conf]
  26. J. Yang, Majid Ahmadi, Graham A. Jullien, William C. Miller
    An in-the-loop training method for VLSI neural networks. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 1999, pp:619-622 [Conf]
  27. Sazzadur Chowdhury, Majid Ahmadi, Graham A. Jullien, William C. Miller
    A MEMS socket system for high density SoC interconnection. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:657-660 [Conf]
  28. Y. Ibrahim, Graham A. Jullien, William C. Miller
    Ultra Low Noise Signed Digit Arithmetic using Cellular Neural Networks. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2004, pp:136-142 [Conf]
  29. Minyi Fu, Graham A. Jullien, Vassil S. Dimitrov, Majid Ahmadi, William C. Miller
    The Application of 2D Algebraic Integer Encoding to a DCT IP Core. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2003, pp:66-69 [Conf]
  30. Iman Y. Taha, Majid Ahmadi, William C. Miller
    A Sigma-Delta Modulator for Digital Hearing Instruments Using 0.18µm CMOS Technology. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2004, pp:233-236 [Conf]
  31. Jiyi Gu, Majid Ahmadi, William C. Miller
    A Low-Voltage Low-Power Digital-Audio Sigma-Delta Modulator in 0.18-µm CMOS. [Citation Graph (0, 0)][DBLP]
    VLSI, 2003, pp:79-82 [Conf]
  32. Mitra Mirhassani, Majid Ahmadi, William C. Miller
    A Feed-Forward Time-Multiplexed Neural Network with Mixed-Signal Neuron-Synapse Arrays. [Citation Graph (0, 0)][DBLP]
    VLSI, 2003, pp:339-344 [Conf]
  33. Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    An Algorithm for Modular Exponentiation. [Citation Graph (0, 0)][DBLP]
    Inf. Process. Lett., 1998, v:66, n:3, pp:155-159 [Journal]
  34. Hormoz Djahanshahi, Majid Ahmadi, Graham A. Jullien, William C. Miller
    Neural Network Integrated Circuits with Single-Block Mixed Signal Arrays. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 1998, v:8, n:5-6, pp:589-604 [Journal]
  35. Hormoz Djahanshahi, Majid Ahmadi, Graham A. Jullien, William C. Miller
    A Low-Variation Nonlinear Neuron Circuit. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 1998, v:8, n:4, pp:447-451 [Journal]
  36. Idris El-Feghi, Majid Ahmadi, William C. Miller, Maher A. Sid-Ahmed, V. Ramachandran
    Design of Stable 3D Recursive Digital Filters Using 3-Variable Very Strictly Hurwitz Polynomial. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2000, v:10, n:5-6, pp:219-228 [Journal]
  37. Saeid Sadeghi-Emamchaie, Graham A. Jullien, Vassil S. Dimitrov, William C. Miller
    Digital Arithmetic Using Analog Cellular Neural Networks. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 1998, v:8, n:5-6, pp:615-635 [Journal]
  38. Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    Complexity and Fast Algorithms for Multiexponentiations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2000, v:49, n:2, pp:141-147 [Journal]
  39. Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    Theory and Applications of the Double-Base Number System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1999, v:48, n:10, pp:1098-1106 [Journal]
  40. Roberto Muscedere, Vassil S. Dimitrov, Graham A. Jullien, William C. Miller
    Efficient Techniques for Binary-to-Multidigit Multidimensional Logarithmic Number System Conversion Using Range-Addressable Look-Up Tables. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:3, pp:257-271 [Journal]
  41. Hari K. Nagpal, Graham A. Jullien, William C. Miller
    Processor Architectures for Two-Dimensional Convolvers Using a Single Multiplexed Computational Element with Finite Field Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1983, v:32, n:11, pp:989-1001 [Journal]
  42. Ben-Dau Tseng, Graham A. Jullien, William C. Miller
    Implementation of FFT Structures Using the Residue Number System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:11, pp:831-844 [Journal]
  43. Ben-Dau Tseng, William C. Miller
    On Computing the Discrete Cosine Transform. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1978, v:27, n:10, pp:966-968 [Journal]
  44. Zhongde Wang, Graham A. Jullien, William C. Miller
    A New Design Technique for Column Compression Multipliers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1995, v:44, n:8, pp:962-970 [Journal]

  45. Integer mapping architectures for the polynomial ring engine. [Citation Graph (, )][DBLP]


  46. DBNS addition using cellular neural networks. [Citation Graph (, )][DBLP]


  47. Power and delay analysis of 4: 2 compressor cells. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.454secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002