The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Vojin G. Oklobdzija: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Charles U. Martel, Vojin G. Oklobdzija, R. Ravi, Paul F. Stelling
    Design Strategies for Optimal Multiplier Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1995, pp:42-49 [Conf]
  2. Vojin G. Oklobdzija, Ram Krishnamurthy
    Tutorial: Design of Power Efficient VLSI Arithmetic: Speed and Power Trade-Offs. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:280- [Conf]
  3. Vojin G. Oklobdzija, Bart R. Zeydel, Hoang Q. Dao, Sanu Mathew, Ram Krishnamurthy
    Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:272-279 [Conf]
  4. Paul F. Stelling, Vojin G. Oklobdzija
    Implementing Multiply-Accumulate Operation in Multiplication Time. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1997, pp:99-0 [Conf]
  5. Bart R. Zeydel, Theo T. J. H. Kluter, Vojin G. Oklobdzija
    Efficient Mapping of Addition Recurrence Algorithms in CMOS. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:107-113 [Conf]
  6. Aamir A. Farooqui, Vojin G. Oklobdzija
    VLSI Implementation of Early Branch Prediction Circuits for High Performance Computing. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1999, pp:30-33 [Conf]
  7. Vojin G. Oklobdzija
    High-Performance Computer Arithmetic and Implementations: Introduction. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1994, pp:280-281 [Conf]
  8. Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija
    Architectural Considerations for Energy Efficiency. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:13-16 [Conf]
  9. Rupinder Hundal, Vojin G. Oklobdzija
    Determination of Optimal Sizes for a First and Second Level SRAM-DRAM On-Chip Cache Combination. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:60-64 [Conf]
  10. Nikola Nedovic, Marko Aleksic, Vojin G. Oklobdzija
    Timing Characterization of Dual-edge Triggered Flip-flops. [Citation Graph (0, 0)][DBLP]
    ICCD, 2001, pp:538-541 [Conf]
  11. Nikola Nedovic, Vojin G. Oklobdzija
    Dynamic Flip-Flop with Improved Power. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:323-0 [Conf]
  12. Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija
    Low- and Ultra Low-Power Arithmetic Units: Design and Comparison. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:249-252 [Conf]
  13. K. J. Runge, L. P. Lee, J. Correa, R. T. Scalettar, Vojin G. Oklobdzija
    Monte Carlo and molecular dynamics simulations using p4. [Citation Graph (0, 0)][DBLP]
    IPPS, 1995, pp:53-59 [Conf]
  14. Aamir A. Farooqui, Vojin G. Oklobdzija, Sadiq M. Sait
    Area-time optimal adder with relative placement generator. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:141-144 [Conf]
  15. Xiao Yan Yu, Vojin G. Oklobdzija, William W. Walker
    An efficient transistor optimizer for custom circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:197-200 [Conf]
  16. Nikola Nedovic, Marko Aleksic, Vojin G. Oklobdzija
    Comparative analysis of double-edge versus single-edge triggered clocked storage elements. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:105-108 [Conf]
  17. Hoang Q. Dao, Kevin J. Nowka, Vojin G. Oklobdzija
    Analysis of clocked timing elements for dynamic voltage scaling effects over process parameter variation. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:56-59 [Conf]
  18. Dragan Maksimovic, Vojin G. Oklobdzija, Borivoje Nikolic, K. Wayne Current
    Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:323-327 [Conf]
  19. Nikola Nedovic, Marko Aleksic, Vojin G. Oklobdzija
    Conditional pre-charge techniques for power-efficient dual-edge clocking. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2002, pp:56-59 [Conf]
  20. Vojin G. Oklobdzija, Jens Sparsø
    Future directions in clocking multi-ghz systems. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2002, pp:219- [Conf]
  21. Vladimir Stojanovic, Vojin G. Oklobdzija, Raminder Singh Bajwa
    A unified approach in the analysis of latches and flip-flops for low-power systems. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1998, pp:227-232 [Conf]
  22. K. Wayne Current, Vojin G. Oklobdzija, Dragan Maksimovic
    Low-Energy Logic Circuit Techniques for Multiple-Valued Logic. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1996, pp:86-0 [Conf]
  23. Martin Saint-Laurent, Vojin G. Oklobdzija, Simon S. Singh, Madhavan Swaminathan
    Optimal Sequencing Energy Allocation for CMOS Integrated Systems. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:194-199 [Conf]
  24. J. Paul Roth, Vojin G. Oklobdzija, John F. Beetem
    Test Generation for FET Switching Circuits. [Citation Graph (0, 0)][DBLP]
    ITC, 1984, pp:59-62 [Conf]
  25. Marko Aleksic, Nikola Nedovic, K. Wayne Current, Vojin G. Oklobdzija
    A New Model for Timing Jitter Caused by Device Noise in Current-Mode Logic Frequency Dividers. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:724-732 [Conf]
  26. Christophe Giacomotto, Nikola Nedovic, Vojin G. Oklobdzija
    Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:360-369 [Conf]
  27. Hoang Q. Dao, Vojin G. Oklobdzija
    Performance Comparison of VLSI Adders Using Logical Effort. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2002, pp:25-34 [Conf]
  28. Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija
    Energy Optimization of High-Performance Circuits. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:399-408 [Conf]
  29. Vojin G. Oklobdzija
    Clocking and Clocked Storage Elements in Multi-GHz Environment. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2002, pp:128-145 [Conf]
  30. Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija
    Circuit Sizing and Supply-Voltage Selection for Low-Power Digital Circuit Design. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:148-156 [Conf]
  31. Xiao Yan Yu, Robert K. Montoye, Kevin J. Nowka, Bart R. Zeydel, Vojin G. Oklobdzija
    Circuit Design Style for Energy Efficiency: LSDL and Compound Domino. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:47-55 [Conf]
  32. Bart R. Zeydel, Vojin G. Oklobdzija
    Methodology for Energy-Efficient Digital Circuit Sizing: Important Issues and Design Limitations. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:127-136 [Conf]
  33. Vojin G. Oklobdzija
    Clocking and clocked storage elements in a multi-gigahertz environment. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2003, v:47, n:5-6, pp:567-584 [Journal]
  34. Vojin G. Oklobdzija, Earl R. Barnes
    On Implementing Addition in VLSI Technology. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1988, v:5, n:6, pp:716-728 [Journal]
  35. Pak K. Chan, Martine D. F. Schlag, Clark D. Thomborson, Vojin G. Oklobdzija
    Delay Optimization of Carry-Skip Adders and Block Carry-Lookahead Adders Using Multidimensional Dynamic Programming. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1992, v:41, n:8, pp:920-930 [Journal]
  36. Vojin G. Oklobdzija, Milos D. Ercegovac
    A On-Line Square Root Algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:1, pp:70-75 [Journal]
  37. Vojin G. Oklobdzija, David Villeger, Simon S. Liu
    A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1996, v:45, n:3, pp:294-306 [Journal]
  38. Paul F. Stelling, Charles U. Martel, Vojin G. Oklobdzija, R. Ravi
    Optimal Circuits for Parallel Multipliers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:3, pp:273-285 [Journal]
  39. Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija
    Energy optimization of pipelined digital systems using circuit sizing and supply scaling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:2, pp:122-134 [Journal]
  40. Nikola Nedovic, Vojin G. Oklobdzija
    Dual-edge triggered storage elements and clocking strategy for low-power systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:5, pp:577-590 [Journal]
  41. Vojin G. Oklobdzija, Bart R. Zeydel, Hoang Q. Dao, Sanu Mathew, Ram Krishnamurthy
    Comparison of high-performance VLSI adders in the energy-delay space. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:6, pp:754-758 [Journal]
  42. Mandeep Singh, Christophe Giacomotto, Bart R. Zeydel, Vojin G. Oklobdzija
    Logic Style Comparison for Ultra Low Power Operation in 65nm Technology. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:181-190 [Conf]
  43. Vojin G. Oklobdzija
    An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1994, v:2, n:1, pp:124-128 [Journal]
  44. Vojin G. Oklobdzija, David Villeger
    Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:2, pp:292-301 [Journal]
  45. Dragan Maksimovic, Vojin G. Oklobdzija, Borivoje Nikolic, K. Wayne Current
    Clocked CMOS adiabatic logic with integrated single-phase power-clock supply. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:4, pp:460-463 [Journal]

  46. Energy efficient implementation of parallel CMOS multipliers with improved compressors. [Citation Graph (, )][DBLP]


  47. Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements. [Citation Graph (, )][DBLP]


  48. A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR). [Citation Graph (, )][DBLP]


  49. Low-Power Soft Error Hardened Latch. [Citation Graph (, )][DBLP]


Search in 0.020secs, Finished in 0.022secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002