The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bart R. Zeydel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vojin G. Oklobdzija, Bart R. Zeydel, Hoang Q. Dao, Sanu Mathew, Ram Krishnamurthy
    Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:272-279 [Conf]
  2. Bart R. Zeydel, Theo T. J. H. Kluter, Vojin G. Oklobdzija
    Efficient Mapping of Addition Recurrence Algorithms in CMOS. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:107-113 [Conf]
  3. Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija
    Architectural Considerations for Energy Efficiency. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:13-16 [Conf]
  4. Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija
    Low- and Ultra Low-Power Arithmetic Units: Design and Comparison. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:249-252 [Conf]
  5. Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija
    Energy Optimization of High-Performance Circuits. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:399-408 [Conf]
  6. Milena Vratonjic, Bart R. Zeydel, Vojin G. Oklobdzija
    Circuit Sizing and Supply-Voltage Selection for Low-Power Digital Circuit Design. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:148-156 [Conf]
  7. Xiao Yan Yu, Robert K. Montoye, Kevin J. Nowka, Bart R. Zeydel, Vojin G. Oklobdzija
    Circuit Design Style for Energy Efficiency: LSDL and Compound Domino. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:47-55 [Conf]
  8. Bart R. Zeydel, Vojin G. Oklobdzija
    Methodology for Energy-Efficient Digital Circuit Sizing: Important Issues and Design Limitations. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:127-136 [Conf]
  9. Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija
    Energy optimization of pipelined digital systems using circuit sizing and supply scaling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:2, pp:122-134 [Journal]
  10. Vojin G. Oklobdzija, Bart R. Zeydel, Hoang Q. Dao, Sanu Mathew, Ram Krishnamurthy
    Comparison of high-performance VLSI adders in the energy-delay space. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:6, pp:754-758 [Journal]
  11. Mandeep Singh, Christophe Giacomotto, Bart R. Zeydel, Vojin G. Oklobdzija
    Logic Style Comparison for Ultra Low Power Operation in 65nm Technology. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:181-190 [Conf]

Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002