The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alexandre F. Tenca: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alexandre F. Tenca, Milos D. Ercegovac
    On the Design of High-Radix On-Line Division for Long Precision. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 1999, pp:44-51 [Conf]
  2. Alexandre F. Tenca, Syed Ubaid Hussaini
    A Design of Radix-2 On-line Division Using LSA Organization. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2001, pp:266-0 [Conf]
  3. Lo'ai A. Tawalbeh, Alexandre F. Tenca
    An Algorithm and Hardware Architecture for Integrated Modular Division and Multiplication in GF(p) and GF(2n). [Citation Graph (0, 0)][DBLP]
    ASAP, 2004, pp:247-257 [Conf]
  4. Alexandre F. Tenca, Ajay C. Shantilal, Mohammed H. Sinky
    Improved-Throughput Networks of Basic On-Line Arithmetic Modules for DSP Applications. [Citation Graph (0, 0)][DBLP]
    ASAP, 2004, pp:73-83 [Conf]
  5. Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, Erkay Savas, Çetin Kaya Koç
    Scalable and Unified Hardware to Compute Montgomery Inverse in GF(p) and GF(2). [Citation Graph (0, 0)][DBLP]
    CHES, 2002, pp:484-499 [Conf]
  6. Erkay Savas, Alexandre F. Tenca, Çetin Kaya Koç
    A Scalable and Unified Multiplier Architecture for Finite Fields GF(p) and GF(2m). [Citation Graph (0, 0)][DBLP]
    CHES, 2000, pp:277-292 [Conf]
  7. Alexandre F. Tenca, Çetin Kaya Koç
    A Scalable Architecture for Montgomery Multiplication. [Citation Graph (0, 0)][DBLP]
    CHES, 1999, pp:94-108 [Conf]
  8. Alexandre F. Tenca, Georgi Todorov, Çetin Kaya Koç
    High-Radix Design of a Scalable Modular Multiplier. [Citation Graph (0, 0)][DBLP]
    CHES, 2001, pp:185-201 [Conf]
  9. Alexandre F. Tenca, Milos D. Ercegovac
    A Variable Long-Precision Arithmetic Unit Design for Reconfigurable Coprocessor Architectures. [Citation Graph (0, 0)][DBLP]
    FCCM, 1998, pp:216-225 [Conf]
  10. Alexandre F. Tenca, Milos D. Ercegovac
    Synchronous Up/Down Binary Counter for LUT FPGAs with Counting Frequency Independent of Counter Size. [Citation Graph (0, 0)][DBLP]
    FPGA, 1997, pp:159-165 [Conf]
  11. Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, Çetin Kaya Koç
    Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2002, pp:53-58 [Conf]
  12. Adnan Abdul-Aziz Gutub, Alexandre F. Tenca
    Efficient scalable VLSI architecture for Montgomery inversion in GF( p). [Citation Graph (0, 0)][DBLP]
    Integration, 2004, v:37, n:2, pp:103-120 [Journal]
  13. Mircea R. Stan, Alexandre F. Tenca, Milos D. Ercegovac
    Long and Fast Up/Down Counters. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:7, pp:722-735 [Journal]
  14. Alexandre F. Tenca, Çetin Kaya Koç
    A Scalable Architecture for Modular Multiplication Based on Montgomery's Algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2003, v:52, n:9, pp:1215-1221 [Journal]
  15. Alexandre F. Tenca, Song Park, Lo'ai A. Tawalbeh
    Carry-Save Representation Is Shift-Unsafe: The Problem and Its Solution. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:5, pp:630-635 [Journal]
  16. R. Galli, Alexandre F. Tenca
    A design methodology for networks of online modules and its application to the Levinson-Durbin algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:1, pp:52-66 [Journal]

  17. Multi-operand Floating-Point Addition. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002