|
Search the dblp DataBase
Chen-Han Tsai:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, Liang-Gee Chen
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. [Citation Graph (0, 0)][DBLP] IEEE Trans. Circuits Syst. Video Techn., 2006, v:16, n:6, pp:673-688 [Journal]
- Yu-Jen Chen, Chen-Han Tsai, Liang-Gee Chen
Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Chi-Sun Tang, Chen-Han Tsai, Shao-Yi Chien, Liang-Gee Chen
Algorithm and hardware architecture design for weighted prediction in H.264/MPEG-4 AVC. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Yu-Wen Huang, Ching-Yeh Chen, Chen-Han Tsai, Chun-Fu Shen, Liang-Gee Chen
Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results. [Citation Graph (0, 0)][DBLP] VLSI Signal Processing, 2006, v:42, n:3, pp:297-320 [Journal]
Frame-parallel design strategy for high definition B-frame H.264/AVC encoder. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|