|
Search the dblp DataBase
Sérgio Vale Aguiar Campos:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Sérgio Vale Aguiar Campos, Edmund M. Clarke
The Verus Language: Representing Time Efficiently with BDDs. [Citation Graph (0, 0)][DBLP] ARTS, 1997, pp:64-78 [Conf]
- Vicky Hartonas-Garmhausen, Sérgio Vale Aguiar Campos, Edmund M. Clarke
ProbVerus: Probabilistic Symbolic Model Checking. [Citation Graph (0, 0)][DBLP] ARTS, 1999, pp:96-110 [Conf]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke, Marius Minea
The Verus Tool: A Quantitative Approach to the Formal Verification of Real-Time Systems. [Citation Graph (0, 0)][DBLP] CAV, 1997, pp:452-455 [Conf]
- Sérgio Vale Aguiar Campos, Orna Grumberg
Selective Quantitative Analysis and Interval Model Checking: Verifying Different Facets of a System. [Citation Graph (0, 0)][DBLP] CAV, 1996, pp:257-268 [Conf]
- Edmund M. Clarke, Kenneth L. McMillan, Sérgio Vale Aguiar Campos, Vassili Hartonas-Garmhausen
Symbolic Model Checking. [Citation Graph (0, 0)][DBLP] CAV, 1996, pp:419-427 [Conf]
- Sergey Berezin, Sérgio Vale Aguiar Campos, Edmund M. Clarke
Compositional Reasoning in Model Checking. [Citation Graph (0, 0)][DBLP] COMPOS, 1997, pp:81-102 [Conf]
- Sérgio Vale Aguiar Campos
Shared Variables and Efficient Synchronization Primitives for Synchronous Symbolic Verifiers. [Citation Graph (0, 0)][DBLP] FORTE, 1998, pp:249-263 [Conf]
- Vicky Hartonas-Garmhausen, Sérgio Vale Aguiar Campos, Alessandro Cimatti, Edmund M. Clarke, Fausto Giunchiglia
Verification of a Safety-Critical Railway Interlocking System with Real-Time Constraints. [Citation Graph (0, 0)][DBLP] FTCS, 1998, pp:458-463 [Conf]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke, Wilfredo R. Marrero, Marius Minea
Verifying the performance of the PCI local bus using symbolic techniques. [Citation Graph (0, 0)][DBLP] ICCD, 1995, pp:72-78 [Conf]
- Adriano M. Pereira, Mark Song, Gustavo Gorgulho, Wagner Meira Jr., Sérgio Vale Aguiar Campos
A Formal Methodology to Specify E-commerce Systems. [Citation Graph (0, 0)][DBLP] ICFEM, 2002, pp:180-191 [Conf]
- Daniela Alvim Seabra dos Santos, Alex Borges Vieira, Berthier A. Ribeiro-Neto, Sérgio Vale Aguiar Campos
Performance analysis and optimization of a distributed Video on Demand service. [Citation Graph (0, 0)][DBLP] ISPASS, 2003, pp:156-165 [Conf]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke, Wilfredo R. Marrero, Marius Minea
Verus: A Tool for Quantitative Analysis of Finite-State Real-Time Systems. [Citation Graph (0, 0)][DBLP] Workshop on Languages, Compilers, & Tools for Real-Time Systems, 1995, pp:70-78 [Conf]
- Sérgio Vale Aguiar Campos, Berthier A. Ribeiro-Neto, Autran Macedo, Luciano Bertini
Formal verification and analysis of multimedia systems. [Citation Graph (0, 0)][DBLP] ACM Multimedia (1), 1999, pp:419-430 [Conf]
- Marcus M. Rocha, Marcelo Maia, Ítalo S. Cunha, Jussara M. Almeida, Sérgio Vale Aguiar Campos
Scalable media streaming to interactive users. [Citation Graph (0, 0)][DBLP] ACM Multimedia, 2005, pp:966-975 [Conf]
- Edmundo de Souza e Silva, Rosa M. M. Leão, Berthier A. Ribeiro-Neto, Sérgio Vale Aguiar Campos
Performance Issues of Multimedia Applications. [Citation Graph (0, 0)][DBLP] Performance, 2002, pp:374-404 [Conf]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke, Wilfredo R. Marrero, Marius Minea, Hiromi Hiraishi
Computing Quantitative Characteristics of Finite-State Real-Time Systems. [Citation Graph (0, 0)][DBLP] IEEE Real-Time Systems Symposium, 1994, pp:266-270 [Conf]
- Mark Song, Adriano M. Pereira, Fernanda Lima, Gustavo Gorgulho, Sérgio Vale Aguiar Campos, Wagner Meira Jr.
Extending UML to Specify and Verify E-commerce Systems. [Citation Graph (0, 0)][DBLP] SEKE, 2003, pp:306-313 [Conf]
- Mark Song, Adriano M. Pereira, Sérgio Vale Aguiar Campos, Luis Zarate
Formal Verification of Transactional Systems Based on UML Specifications. [Citation Graph (0, 0)][DBLP] SEKE, 2005, pp:199-204 [Conf]
- Mark Song, Adriano M. Pereira, Fernanda Lima, Gustavo Gorgulho, Sérgio Vale Aguiar Campos, Wagner Meira Jr.
A Software Engineering Process to Specify and Verify E-Commerce Systems. [Citation Graph (0, 0)][DBLP] Software Engineering Research and Practice, 2003, pp:419-425 [Conf]
- Mark Song, Adriano M. Pereira, Sérgio Vale Aguiar Campos
Formal Verification of Transactional Systems. [Citation Graph (0, 0)][DBLP] WEBIST, 2005, pp:194-197 [Conf]
- Marcelo Maia, Marcus M. Rocha, Ítalo S. Cunha, Jussara M. Almeida, Sérgio Vale Aguiar Campos
Network bandwidth requirements for optimized streaming media transmission to interactive users. [Citation Graph (0, 0)][DBLP] WebMedia, 2006, pp:283-292 [Conf]
- Sérgio Vale Aguiar Campos, Marcio Teixeira, Marius Minea, Andreas Kuehlmann, Edmund M. Clarke
Model Checking Semi-Continuous Time Models Using BDDs. [Citation Graph (0, 0)][DBLP] Electr. Notes Theor. Comput. Sci., 1999, v:23, n:2, pp:- [Journal]
- Umberto S. Costa, Sérgio Vale Aguiar Campos, Newton Vieira, David Déharbe
Explicit-Symbolic Modelling for Formal Verification. [Citation Graph (0, 0)][DBLP] Electr. Notes Theor. Comput. Sci., 2005, v:130, n:, pp:301-321 [Journal]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke, Orna Grumberg
Selective Quantitative Analysis and Interval Model Checking: Verifying Different Facets of a System. [Citation Graph (0, 0)][DBLP] Formal Methods in System Design, 2000, v:17, n:2, pp:163-192 [Journal]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke, Marius Minea
Symbolic Techniques for Formally Verifying Industrial Systems. [Citation Graph (0, 0)][DBLP] Sci. Comput. Program., 1997, v:29, n:1-2, pp:79-98 [Journal]
- Vicky Hartonas-Garmhausen, Sérgio Vale Aguiar Campos, Alessandro Cimatti, Edmund M. Clarke, Fausto Giunchiglia
Verification of a safety-critical railway interlocking system with real-time constraints. [Citation Graph (0, 0)][DBLP] Sci. Comput. Program., 2000, v:36, n:1, pp:53-64 [Journal]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke
Analysis and Verification of Real-Time Systems Using Quantitative Symbolic Algorithms. [Citation Graph (0, 0)][DBLP] STTT, 1999, v:2, n:3, pp:260-269 [Journal]
- Sérgio Vale Aguiar Campos, Orna Grumberg, Karen Yorav, Copty Fady
Test sequence generation and model checking using dynamic transition relations. [Citation Graph (0, 0)][DBLP] STTT, 2004, v:6, n:2, pp:174-182 [Journal]
- Sérgio Vale Aguiar Campos, Edmund M. Clarke
The Verus language: representing time efficiently with BDDs. [Citation Graph (0, 0)][DBLP] Theor. Comput. Sci., 2001, v:253, n:1, pp:95-118 [Journal]
Exploring Clause Symmetry in a Distributed Bounded Model Checking Algorithm. [Citation Graph (, )][DBLP]
Fighting pollution in P2P live streaming systems. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.304secs
|