|
Search the dblp DataBase
V. Chandramouli:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- V. Chandramouli, Karem A. Sakallah, Ayman I. Kayssi
Signal Delay in Coupled, Distributed RC Lines in the Presence of Temporal Proximity. [Citation Graph (0, 0)][DBLP] ARVLSI, 1997, pp:32-46 [Conf]
- V. Chandramouli, Karem A. Sakallah
Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time. [Citation Graph (0, 0)][DBLP] DAC, 1996, pp:617-622 [Conf]
- V. Chandramouli, Jesse Whittemore, Karem A. Sakallah
AFTA: A Formal Delay Model for Functional Timing Analysis. [Citation Graph (0, 0)][DBLP] DATE, 1998, pp:350-355 [Conf]
- K. S. V. Gopalarao, Uttiya Dasgupta, Rajeev Jain, Duane S. Boning, Purnendu K. Mozumder, V. Chandramouli
An Integrated Technology CAD System for Process and Device Designers. [Citation Graph (0, 0)][DBLP] VLSI Design, 1993, pp:287-292 [Conf]
- V. Chandramouli, Erik Brunvand, Kent F. Smith
Self-Timed Design in GaAs - Case Study of a High-Speed, Parallel Multiplier. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1996, v:4, n:1, pp:146- [Journal]
Search in 0.001secs, Finished in 0.001secs
|