The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

V. Chandramouli: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. V. Chandramouli, Karem A. Sakallah, Ayman I. Kayssi
    Signal Delay in Coupled, Distributed RC Lines in the Presence of Temporal Proximity. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 1997, pp:32-46 [Conf]
  2. V. Chandramouli, Karem A. Sakallah
    Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:617-622 [Conf]
  3. V. Chandramouli, Jesse Whittemore, Karem A. Sakallah
    AFTA: A Formal Delay Model for Functional Timing Analysis. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:350-355 [Conf]
  4. K. S. V. Gopalarao, Uttiya Dasgupta, Rajeev Jain, Duane S. Boning, Purnendu K. Mozumder, V. Chandramouli
    An Integrated Technology CAD System for Process and Device Designers. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:287-292 [Conf]
  5. V. Chandramouli, Erik Brunvand, Kent F. Smith
    Self-Timed Design in GaAs - Case Study of a High-Speed, Parallel Multiplier. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:1, pp:146- [Journal]

Search in 0.038secs, Finished in 0.038secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002