The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Larry McMurchie: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sheng Sun, Larry McMurchie, Carl Sechen
    A High-Performance 64-bit Adder Implemented in Output Prediction Logic. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 2001, pp:213-223 [Conf]
  2. Jean-Loup Baer, Meei-Chiueh Liem, Larry McMurchie, Rudolf Nottrott, Lawrence Snyder, Wayne Winder
    A Notation for Describing Multiple Views of VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    DAC, 1988, pp:102-107 [Conf]
  3. Darren C. Cronquist, Larry McMurchie
    Emerald: An Architecture-Driven Tool Compiler for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 1996, pp:144-150 [Conf]
  4. Larry McMurchie, Carl Ebeling
    PathFinder: A Negotiation-based Performance-driven Router for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 1995, pp:111-117 [Conf]
  5. Larry McMurchie, Carl Sechen
    WTA: waveform-based timing analysis for deep submicron circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2002, pp:625-631 [Conf]
  6. Larry McMurchie, Su Kio, Gin Yee, Tyler Thorp, Carl Sechen
    Output Prediction Logic: A High-Performance CMOS Design Technique. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:247-0 [Conf]
  7. Sheng Sun, Yi Han, Xinyu Guo, Kian Haur Chong, Larry McMurchie, Carl Sechen
    409ps 4.7 FO4 64b Adder Based on Output Prediction Logic in 0.18um CMOS. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:52-58 [Conf]
  8. Pak K. Chan, Martine D. F. Schlag, Carl Ebeling, Larry McMurchie
    Distributed-memory parallel routing for field-programmable gatearrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:8, pp:850-862 [Journal]
  9. Tony DeRose, Mary L. Bailey, Bill Barnard, Robert Cypher, David Dobrikin, Carl Ebeling, Smaragda Konstantinidou, Larry McMurchie, Haim Mizrahi, Bill Yost
    Apex: two architectures for generating parametric curves and surfaces. [Citation Graph (0, 0)][DBLP]
    The Visual Computer, 1989, v:5, n:5, pp:264-276 [Journal]
  10. Carl Ebeling, Larry McMurchie, Scott Hauck, Steven M. Burns
    Placement and routing tools for the Triptych FPGA. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:4, pp:473-482 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002