The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yin-Shuin Kang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ching-Wei Yeh, Min-Cheng Chang, Yin-Shuin Kang
    Algorithms Promoting the Use of Dual Supply Voltages for Power-Driven Designs. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 1999, pp:155-169 [Conf]
  2. Ching-Wei Yeh, Yin-Shuin Kang, Shan-Jih Shieh, Jinn-Shyan Wang
    Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:62-67 [Conf]
  3. Chingwei Yeh, Yin-Shuin Kang
    A simulated annealing based method supporting dual supply voltages in standard cell placement. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:310-313 [Conf]
  4. Chingwei Yeh, Yin-Shuin Kang
    Cell-based layout techniques supporting gate-level voltage scaling for low power. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:5, pp:629-633 [Journal]
  5. Chingwei Yeh, Yin-Shuin Kang
    Cell-based layout techniques supporting gate-level voltage scaling for low power. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2001, v:9, n:6, pp:983-986 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002