The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kent F. Smith: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jae-Tack Yoo, Ganesh Gopalakrishnan, Kent F. Smith, V. John Mathews
    High speed counterflow-clocked pipelining illustrated on the design of HDTV subband vector quantizer chips. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 1995, pp:91-107 [Conf]
  2. Tony M. Carter, Alan L. Davis, Alan B. Hayes, Gary Lindstrom, Dan Klass, Mike P. Maloney, Brent E. Nelson, Elliott I. Organick, Kent F. Smith
    Transforming an Ada Program Unit to Silicon and Testing It in an Ada Environment. [Citation Graph (0, 0)][DBLP]
    COMPCON, 1984, pp:448-455 [Conf]
  3. Lee A. Hollaar, Kent F. Smith, Wing Hong Chow, Perry A. Emrath, Roger L. Haskin
    Architecture and Operation of a Large, Full-Text Information-Retrieval System. [Citation Graph (0, 0)][DBLP]
    Advanced Database Machine Architecture, 1983, pp:256-299 [Conf]
  4. Jae-Tack Yoo, Erik Brunvand, Kent F. Smith
    Automatic rapid prototyping of semi-custom VLSI circuits using Actel FPGAs. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1995, pp:148-151 [Conf]
  5. Erik Brunvand, Nick Michell, Kent F. Smith
    A Comparison of Self-Timed Design Using FPGA, CMOS, and GaAs Technologies. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:76-80 [Conf]
  6. Jun Gu, Kent F. Smith
    A Structured Approach for VLSI Circuit Design. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1989, v:22, n:11, pp:9-22 [Journal]
  7. Elliott I. Organick, Tony M. Carter, Mike P. Maloney, Alan L. Davis, Alan B. Hayes, Dan Klass, Gary Lindstrom, Brent E. Nelson, Kent F. Smith
    Transforming an Ada Program Unit to Silicon and Verifying Its Behavior in an Ada Environment: A first Experiment. [Citation Graph (0, 0)][DBLP]
    IEEE Software, 1984, v:1, n:1, pp:31-49 [Journal]
  8. V. Chandramouli, Erik Brunvand, Kent F. Smith
    Self-Timed Design in GaAs - Case Study of a High-Speed, Parallel Multiplier. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:1, pp:146- [Journal]
  9. Jae-Tack Yoo, Ganesh Gopalakrishnan, Kent F. Smith
    Timing constraints for high-speed counterflow-clocked pipelining. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1999, v:7, n:2, pp:167-173 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002