The SCEAS System
Navigation Menu

Search the dblp DataBase


Vinod Viswanath: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dana S. Henry, Bradley C. Kuszmaul, Vinod Viswanath
    The Ultrascalar Processor-An Asymptotically Scalable Superscalar Microarchitecture. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 1999, pp:256-275 [Conf]
  2. Vinod Viswanath, Jacob A. Abraham, Warren A. Hunt Jr.
    Automatic insertion of low power annotations in RTL for pipelined microprocessors. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:496-501 [Conf]
  3. Vinod Viswanath
    Multi-log Processor - Towards Scalable Event-Driven Multiprocessors. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:279-286 [Conf]
  4. Shobha Vasudevan, Vinod Viswanath, Jacob A. Abraham
    Efficient Microprocessor Verification using Antecedent Conditioned Slicing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:43-49 [Conf]
  5. Shobha Vasudevan, Jacob A. Abraham, Vinod Viswanath, Jiajin Tu
    Automatic decomposition for sequential equivalence checking of system level and RTL descriptions. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2006, pp:71-80 [Conf]
  6. Shobha Vasudevan, Vinod Viswanath, Robert W. Sumners, Jacob A. Abraham
    Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:10, pp:1401-1414 [Journal]

  7. Dedicated Rewriting: Automatic Verification of Low Power Transformations in RTL. [Citation Graph (, )][DBLP]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002