The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Manolis Katevenis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. George Kornaros, Christoforos E. Kozyrakis, Panagiota Vatsolaki, Manolis Katevenis
    Pipelined Multi-Queue Management in a VLSI ATM Switch Chip with Credit-Based Flow-Control. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 1997, pp:127-144 [Conf]
  2. Manolis Katevenis, Nestoras Tzartzanis
    Reducing the Branch Penalty by Rearranging Instructions in Double-Width Memory. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1991, pp:15-27 [Conf]
  3. Manolis Katevenis, Panagiota Vatsolaki, Dimitrios N. Serpanos, Evangelos P. Markatos
    ATLAS: A Single-Chip ATM Switch for NOWs. [Citation Graph (0, 0)][DBLP]
    CANPC, 1997, pp:88-101 [Conf]
  4. Evangelos P. Markatos, Manolis Katevenis, Penny Vatsolaki
    The Remote Enqueue Operation on Networks of Workstations. [Citation Graph (0, 0)][DBLP]
    CANPC, 1998, pp:1-14 [Conf]
  5. Andrei Vladimirescu, David Weiss, Manolis Katevenis, Zvika Bronstein, Alon Kifir, Karja Danuwidjaja, K. C. Ng, Niraj Jain, Steve Lass
    A Vector Hardware Accelerator with Circuit Simulation Emphasis. [Citation Graph (0, 0)][DBLP]
    DAC, 1987, pp:89-94 [Conf]
  6. Manolis Katevenis, Dimitrios N. Serpanos, Emmanuel Spyridakis
    Credit-Flow-Controlled ATM for MP Interconnection: The ATLAS I Single-Chip ATM Switch. [Citation Graph (0, 0)][DBLP]
    HPCA, 1998, pp:47-56 [Conf]
  7. Evangelos P. Markatos, Manolis Katevenis
    Telegraphos: High-Performance Networking for Parallel Processing on Workstation Clusters. [Citation Graph (0, 0)][DBLP]
    HPCA, 1996, pp:144-153 [Conf]
  8. Evangelos P. Markatos, Manolis Katevenis
    User-Level DMA without Operating System Kernel Modification. [Citation Graph (0, 0)][DBLP]
    HPCA, 1997, pp:322-331 [Conf]
  9. Manolis Katevenis, Panagiota Vatsolaki, Aristides Efthymiou
    Pipelined Memory Shared Buffer for VLSI Switches. [Citation Graph (0, 0)][DBLP]
    SIGCOMM, 1995, pp:39-48 [Conf]
  10. Evangelos P. Markatos, Manolis Katevenis, Dionisios N. Pnevmatikatos, Michail Flouris
    Secondary Storage Management for Web Proxies. [Citation Graph (0, 0)][DBLP]
    USENIX Symposium on Internet Technologies and Systems, 1999, pp:- [Conf]
  11. Manolis Katevenis, Evangelos P. Markatos, Penny Vatsolaki, Chara Xanthaki
    The Remote Enqueue Operation on Networks of Workstations. [Citation Graph (0, 0)][DBLP]
    Informatica (Slovenia), 1999, v:23, n:1, pp:- [Journal]
  12. Manolis Katevenis, Evangelos P. Markatos, George Kalokerinos, Apostolos Dollas
    Telegraphos: A Substrate for High-Performance Computing on Workstation Clusters. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1997, v:43, n:2, pp:94-108 [Journal]
  13. Manolis Katevenis, Stefanos Sidiropoulos, Costas Courcoubetis
    Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch Chip. [Citation Graph (0, 0)][DBLP]
    IEEE Journal on Selected Areas in Communications, 1991, v:9, n:8, pp:1265-1279 [Journal]
  14. Manolis Katevenis, Iakovos Mavroidis, Georgios Sapountzis, Eva Kalyvianaki, Ioannis Mavroidis, Georgios Glykopoulos
    Wormhole IP over (connectionless) ATM. [Citation Graph (0, 0)][DBLP]
    IEEE/ACM Trans. Netw., 2001, v:9, n:5, pp:650-661 [Journal]
  15. Evangelos P. Markatos, Dionisios N. Pnevmatikatos, Michail Flouris, Manolis Katevenis
    Web-conscious storage management for web proxies. [Citation Graph (0, 0)][DBLP]
    IEEE/ACM Trans. Netw., 2002, v:10, n:6, pp:735-748 [Journal]
  16. Nikolaos Chrysos, Manolis Katevenis
    Scheduling in Non-Blocking Buffered Three-Stage Switching Fabrics. [Citation Graph (0, 0)][DBLP]
    INFOCOM, 2006, pp:- [Conf]
  17. Vassilis Papaefstathiou, Dionisios N. Pnevmatikatos, Manolis Marazakis, Giorgos Kalokairinos, Aggelos Ioannou, Michael Papamichael, Stamatis Kavadias, Giorgos Mihelogiannakis, Manolis Katevenis
    Prototyping Efficient Interprocessor Communication Mechanisms. [Citation Graph (0, 0)][DBLP]
    ICSAMOS, 2007, pp:26-33 [Conf]
  18. George Michelogiannakis, Dionisios N. Pnevmatikatos, Manolis Katevenis
    Approaching Ideal NoC Latency with Pre-Configured Routes. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:153-162 [Conf]
  19. Aggelos Ioannou, Manolis Katevenis
    Pipelined heap (priority queue) management for advanced scheduling in high-speed networks. [Citation Graph (0, 0)][DBLP]
    IEEE/ACM Trans. Netw., 2007, v:15, n:2, pp:450-461 [Journal]

  20. On-chip communication and synchronization mechanisms with cache-integrated network interfaces. [Citation Graph (, )][DBLP]


  21. Towards unified mechanisms for inter-processor communication. [Citation Graph (, )][DBLP]


  22. FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability. [Citation Graph (, )][DBLP]


  23. A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area. [Citation Graph (, )][DBLP]


  24. Building an FoC Using Large, Buffered Crossbar Cores. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.279secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002