The SCEAS System
Navigation Menu

Search the dblp DataBase


Michael L. Chu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kevin Fan, Nathan Clark, Michael L. Chu, K. V. Manjunath, Rajiv A. Ravindran, Mikhail Smelyanskiy, Scott A. Mahlke
    Systematic Register Bypass Customization for Application-Specific Processors. [Citation Graph (0, 0)][DBLP]
    ASAP, 2003, pp:64-74 [Conf]
  2. Manjunath Kudlur, Kevin Fan, Michael L. Chu, Scott A. Mahlke
    Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators. [Citation Graph (0, 0)][DBLP]
    ASAP, 2004, pp:304-314 [Conf]
  3. Michael L. Chu, Scott A. Mahlke
    Compiler-directed Data Partitioning for Multicluster Processors. [Citation Graph (0, 0)][DBLP]
    CGO, 2006, pp:208-220 [Conf]
  4. Manjunath Kudlur, Kevin Fan, Michael L. Chu, Rajiv A. Ravindran, Nathan Clark, Scott A. Mahlke
    FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths. [Citation Graph (0, 0)][DBLP]
    CGO, 2004, pp:201-212 [Conf]
  5. Nathan Clark, Jason A. Blome, Michael L. Chu, Scott A. Mahlke, Stuart Biles, Krisztián Flautner
    An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 2005, pp:272-283 [Conf]
  6. Michael L. Chu, Kevin Fan, Scott A. Mahlke
    Region-based hierarchical operation partitioning for multicluster processors. [Citation Graph (0, 0)][DBLP]
    PLDI, 2003, pp:300-311 [Conf]
  7. Michael L. Chu, Kevin Fan, Rajiv A. Ravindran, Scott A. Mahlke
    Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2004, v:24, n:3, pp:10-20 [Journal]
  8. Michael L. Chu, Scott A. Mahlke
    Code and data partitioning for fine-grain parallelism. [Citation Graph (0, 0)][DBLP]
    LCTES, 2007, pp:161-164 [Conf]
  9. Rajiv Ravindran, Michael Chu, Scott A. Mahlke
    Compiler-managed partitioned data caches for low power. [Citation Graph (0, 0)][DBLP]
    LCTES, 2007, pp:237-247 [Conf]

  10. Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures. [Citation Graph (, )][DBLP]

Search in 0.061secs, Finished in 0.062secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002