The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vikram Chandrasekhar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vikram Chandrasekhar, Frank Livingston, Joseph R. Cavallaro
    Reducing dynamic power consumption in next generation DS-CDMA mobile communication receivers. [Citation Graph (0, 0)][DBLP]
    ASAP, 2003, pp:260-270 [Conf]
  2. Vivek Garg, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti
    A novel CLB architecture and circuit packing algorithm for logic-area reduction in SRAM-based FPGAs. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:791-794 [Conf]
  3. Vivek Garg, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti
    A function generator-based reconfigurable system. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:905-909 [Conf]
  4. E. Syam Sundar Reddy, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti, Narayanan Vijaykrishnan
    Cluster-based detection of SEU-caused errors in LUTs of SRAM-based FPGAs. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:1200-1203 [Conf]
  5. E. Syam Sundar Reddy, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti, Narayanan Vijaykrishnan
    Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:265- [Conf]
  6. E. Syam Sundar Reddy, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti, Narayanan Vijaykrishnan
    Online Detection and Diagnosis of Multiple Configuration Upsets in LUTs of SRAM-Based FPGAs. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  7. Frank Livingston, Vikram Chandrasekhar, M. Vaya, Joseph R. Cavallaro
    Handset detector architectures for DS-CDMA wireless systems. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:265-268 [Conf]
  8. Vivek Garg, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti
    An Area and Configuration-Bit Optimized CLB Architecture and Timing-Driven Packing for FPGAs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:507-510 [Conf]
  9. E. Syam Sundar Reddy, Vikram Chandrasekhar, Milagros Sashikánth, V. Kamakoti, Narayanan Vijaykrishnan
    Detecting SEU-Caused Routing Errors in SRAM-Based FPGAs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:736-741 [Conf]
  10. Vikram Chandrasekhar, Jeffrey G. Andrews
    Uplink Capacity and Interference Avoidance for Two-Tier Femtocell Networks [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]

  11. A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs. [Citation Graph (, )][DBLP]


  12. Uplink Capacity and Interference Avoidance for Two-Tier Cellular Networks. [Citation Graph (, )][DBLP]


  13. Distributed Power Control in Femtocell-Underlay Cellular Networks. [Citation Graph (, )][DBLP]


  14. Coverage in Tiered Cellular Networks with Spatial Diversity. [Citation Graph (, )][DBLP]


  15. Optimal power allocation for sum capacity of a slotted three-cell system. [Citation Graph (, )][DBLP]


  16. Femtocell Networks: A Survey [Citation Graph (, )][DBLP]


  17. Spectrum Allocation in Two-Tier Networks [Citation Graph (, )][DBLP]


  18. Power Control in Two-Tier Femtocell Networks [Citation Graph (, )][DBLP]


  19. Coverage in Multi-Antenna Two-Tier Networks [Citation Graph (, )][DBLP]


  20. Open vs Closed Access Femtocells in the Uplink [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002