The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Paul R. Schumacher: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Steven M. Currie, Paul R. Schumacher, Barry K. Gilbert, Earl E. Swartzlander Jr., Barbara A. Randall
    Implementation of a Single Chip, Pipelined, Complex, One-Dimensional Fast FourierTransform in 0.25 mu m BulkCMOS. [Citation Graph (0, 0)][DBLP]
    ASAP, 2002, pp:335-343 [Conf]
  2. Phil James-Roxby, Paul R. Schumacher, Charlie Ross
    A Single Program Multiple Data Parallel Processing Platform for FPGAs. [Citation Graph (0, 0)][DBLP]
    FCCM, 2004, pp:302-303 [Conf]
  3. Kristof Denolf, Adrian Chirila-Rus, Robert D. Turney, Paul R. Schumacher, Kees A. Vissers
    Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:391-396 [Conf]
  4. Paul R. Schumacher, Kristof Denolf, Adrian Chirila-Rus, Robert D. Turney, Nick Fedele, Kees A. Vissers, Jan Bormans
    A scalable, multi-stream MPEG-4 video decoder for conferencing and surveillance applications. [Citation Graph (0, 0)][DBLP]
    ICIP (2), 2005, pp:886-889 [Conf]
  5. Paul R. Schumacher, Marco Mattavelli, Adrian Chirila-Rus, Robert D. Turney
    A Software/Hardware Platform for Rapid Prototyping of Video and Multimedia Designs. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:30-33 [Conf]
  6. Massimo Ravasi, Marco Mattavelli, Paul R. Schumacher, Robert D. Turney
    High-Level Algorithmic Complexity Analysis for the Implementation of a Motion-JPEG2000 Encoder. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:440-450 [Conf]
  7. Adrian Chirila-Rus, Kristof Denolf, Bart Vanhoof, Paul R. Schumacher, Kees A. Vissers
    Communication Primitives Driven Hardware Design and Test Methodology Applied on Complex Video Applications. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2005, pp:246-249 [Conf]
  8. Paul R. Schumacher
    An efficient optimized JPEG 2000 tier-1 coder hardware implementation. [Citation Graph (0, 0)][DBLP]
    VCIP, 2003, pp:1089-1096 [Conf]

  9. A Virtual Socket Framework for Rapid Emulation of Video and Multimedia Designs. [Citation Graph (, )][DBLP]


Search in 0.019secs, Finished in 0.019secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002