The SCEAS System
Navigation Menu

Search the dblp DataBase


Marisa Luisa López-Vallejo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. José L. Ayala, Marisa Luisa López-Vallejo, Alexander V. Veidenbaum, Carlos A. Lopez
    Energy Aware Register File Implementation through Instruction Predecode. [Citation Graph (0, 0)][DBLP]
    ASAP, 2003, pp:86-96 [Conf]
  2. Antonio G. Lomeña, Marisa Luisa López-Vallejo, Yosinori Watanabe, Alex Kondratyev
    An Efficient Hash Table Based Approach to Avoid State Space Explosion in History Driven Quasi-Static Scheduling. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10428-10435 [Conf]
  3. Marisa Luisa López-Vallejo, Jesús Grajal, Juan Carlos López
    Constraint-Driven System Partitioning. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:411-416 [Conf]
  4. Marisa Luisa López-Vallejo, Carlos Angel Iglesias, Juan Carlos López
    A Knowledge-based System for Hardware-Software Partitioning. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:914-915 [Conf]
  5. Marisa Luisa López-Vallejo, Carlos Angel Iglesias, Juan Carlos López
    Applying the Propose&Revise Strategy to the Hardware-Software Partitioning Problem. [Citation Graph (0, 0)][DBLP]
    IEA/AIE (Vol. 1), 1998, pp:169-179 [Conf]
  6. José L. Ayala, Marisa Luisa López-Vallejo
    A Unified Framework for Power-Aware Design of Embedded Systems. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:239-248 [Conf]
  7. Marisa Luisa López-Vallejo, Juan Carlos López, Carlos Angel Iglesias
    Hardware-Software Partitioning at the Knowledge Level. [Citation Graph (0, 0)][DBLP]
    Appl. Intell., 1999, v:10, n:2-3, pp:173-184 [Journal]
  8. José L. Ayala, Alexander V. Veidenbaum, Marisa Luisa López-Vallejo
    Power-Aware Compilation for Register File Energy Reduction. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 2003, v:31, n:6, pp:451-467 [Journal]
  9. Marisa Luisa López-Vallejo, Juan Carlos López
    On the hardware-software partitioning problem: System modeling and partitioning techniques. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2003, v:8, n:3, pp:269-297 [Journal]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002