The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jongwoo Bae: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jongwoo Bae, Viktor K. Prasanna
    Synthesis of VLSI Architectures for Two-Dimensional Discrete Wavelet Transforms. [Citation Graph (0, 0)][DBLP]
    ASAP, 1995, pp:174-0 [Conf]
  2. Jongwoo Bae, Neungsoo Park, Seong-Won Lee
    Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter. [Citation Graph (0, 0)][DBLP]
    EUC, 2006, pp:805-813 [Conf]
  3. Jongwoo Bae, Viktor K. Prasanna
    A General Framework for Synthesis of Data Format Converters. [Citation Graph (0, 0)][DBLP]
    ICPP, 1994, pp:197-200 [Conf]
  4. Jongwoo Bae, Viktor K. Prasanna
    Synthesis of area-efficient and high-throughput rate data format converters. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:4, pp:697-706 [Journal]

  5. Quarter-pel Interpolation Architecture in H.264/AVC Decoder. [Citation Graph (, )][DBLP]


  6. Parallel implementation of a financial application on a GPU. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002