The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bart Kienhuis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ed F. Deprettere, Edwin Rijpkema, Paul Lieverse, Bart Kienhuis
    High Level Modeling for Parallel Executions of Nested Loop Algorithms. [Citation Graph (0, 0)][DBLP]
    ASAP, 2000, pp:79-91 [Conf]
  2. Bart Kienhuis, Ed F. Deprettere, Kees A. Vissers, Pieter van der Wolf
    An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures. [Citation Graph (0, 0)][DBLP]
    ASAP, 1997, pp:338-349 [Conf]
  3. Alexandru Turjan, Bart Kienhuis
    Storage Management in Process Networks using the Lexicographically Maximal Preimage. [Citation Graph (0, 0)][DBLP]
    ASAP, 2003, pp:75-85 [Conf]
  4. Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
    A Compile Time Based Approach for Solving Out-of-Order Communication in Kahn Process Networks. [Citation Graph (0, 0)][DBLP]
    ASAP, 2002, pp:17-28 [Conf]
  5. Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
    A Hierarchical Classification Scheme to Derive Interprocess Communication in Process Networks. [Citation Graph (0, 0)][DBLP]
    ASAP, 2004, pp:282-292 [Conf]
  6. Claudiu Zissulescu, Bart Kienhuis, Ed F. Deprettere
    Expression Synthesis in Process Networks generated by LAURA. [Citation Graph (0, 0)][DBLP]
    ASAP, 2005, pp:15-21 [Conf]
  7. Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
    Translating affine nested-loop programs to process networks. [Citation Graph (0, 0)][DBLP]
    CASES, 2004, pp:220-229 [Conf]
  8. Bart Kienhuis, Ed F. Deprettere, Kees A. Vissers, Pieter van der Wolf
    The construction of a retargetable simulator for an architecture template. [Citation Graph (0, 0)][DBLP]
    CODES, 1998, pp:125-129 [Conf]
  9. Bart Kienhuis, Edwin Rijpkema, Ed F. Deprettere
    Compaan: deriving process networks from Matlab for embedded signal processing architectures. [Citation Graph (0, 0)][DBLP]
    CODES, 2000, pp:13-17 [Conf]
  10. Todor Stefanov, Bart Kienhuis, Ed F. Deprettere
    Algorithmic transformation techniques for efficient exploration of alternative application instances. [Citation Graph (0, 0)][DBLP]
    CODES, 2002, pp:7-12 [Conf]
  11. Todor Stefanov, Claudiu Zissulescu, Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
    System Design Using Kahn Process Networks: The Compaan/Laura Approach. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:340-345 [Conf]
  12. Ingrid Verbauwhede, Patrick Schaumont, Christian Piguet, Bart Kienhuis
    Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:988-995 [Conf]
  13. Claudiu Zissulescu, Bart Kienhuis, Ed F. Deprettere
    Increasing Pipelined IP Core Utilization in Process Networks Using Exploration. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:690-699 [Conf]
  14. Claudiu Zissulescu, Bart Kienhuis, Ed F. Deprettere
    Communication Synthesis in a multiprocessor environment. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:360-365 [Conf]
  15. Claudiu Zissulescu, Todor Stefanov, Bart Kienhuis, Ed F. Deprettere
    Laura: Leiden Architecture Research and Exploration Tool. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:911-920 [Conf]
  16. Bart Kienhuis, Ed F. Deprettere, Pieter van der Wolf, Kees A. Vissers
    A Methodology to Design Programmable Embedded Systems - The Y-Chart Approach. [Citation Graph (0, 0)][DBLP]
    Embedded Processor Design Challenges, 2002, pp:18-37 [Conf]
  17. Ed F. Deprettere, Edwin Rijpkema, Bart Kienhuis
    Translating Imperative Affine Nested Loop Programs into Process Networks. [Citation Graph (0, 0)][DBLP]
    Embedded Processor Design Challenges, 2002, pp:89-111 [Conf]
  18. Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
    An Integer Linear Programming Approach to Classify the Communication in Process Networks. [Citation Graph (0, 0)][DBLP]
    SCOPES, 2004, pp:62-76 [Conf]
  19. Edwin Rijpkema, Ed F. Deprettere, Bart Kienhuis
    Deriving Process Networks from Nested Loop Algorithms. [Citation Graph (0, 0)][DBLP]
    Parallel Processing Letters, 2000, v:10, n:2/3, pp:165-176 [Journal]
  20. Sjoerd Meijer, Bart Kienhuis, Alexandru Turjan, Erwin A. de Kock
    Interactive presentation: A process splitting transformation for Kahn process networks. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1355-1360 [Conf]
  21. Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
    Classifying interprocess communication in process network representation of nested-loop programs. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2007, v:6, n:2, pp:- [Journal]

  22. Automated synthesis of streaming C applications to process networks in hardware. [Citation Graph (, )][DBLP]


  23. Cool MPSoC programming. [Citation Graph (, )][DBLP]


  24. Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems. [Citation Graph (, )][DBLP]


  25. Introduction. [Citation Graph (, )][DBLP]


  26. Automatic partitioning and mapping of stream-based applications onto the Intel IXP Network processor. [Citation Graph (, )][DBLP]


  27. Hierarchical run time deadlock detection in process networks. [Citation Graph (, )][DBLP]


Search in 0.068secs, Finished in 0.069secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002